


VIT

Vellore Institute of Technology

Final Assessment Test – November 2025

Course: **CBS1004** - **Computer Architecture and Organization**

Class NBR(s): **3255**

Slot: **B1**

Time: **Three Hours**

Max. Marks: **100**

- **KEEPING MOBILE PHONE/ANY ELECTRONIC GADGETS, EVEN IN 'OFF' POSITION IS TREATED AS EXAM MALPRACTICE**
- **DON'T WRITE ANYTHING ON THE QUESTION PAPER**

COs	CO Statements
CO1	Provide fundamentals on machine instructions and addressing modes.
CO2	Comprehend the various algorithms for computer arithmetic.
CO3	Analyse the performance of various memory modules in memory hierarchy.
CO4	Compare and contrast the features of RAID architectures of organization and structure of disk drives.
CO5	Outline the evaluation of multicore architectures.

BL – Blooms Taxonomy Level (1 – Remember, 2 – Understand, 3 – Apply, 4 – Analyse, 5 – Evaluate, 6 – Create)
Answer ALL Questions
(10 X 10 = 100 Marks)

- Provide the memory specification and register configuration of the IAS computer and describe its instruction format. [6] CO1 BL1
 - Write an IAS assembly language program to evaluate the arithmetic expression: $O = (A \times (B - C))$. [4]
Assume that A, B, C are at locations 500, 501, 502. Store the result at 400.
- State various addressing modes with suitable examples. [6] CO1 BL1
 - An instruction is stored at location 400 with its address field at location 401. The address field has the value 600. A processor register R1 contains the number 100. [4]
Evaluate the effective address if the addressing mode of the instruction is:
 - Direct
 - Indexed with R1 as the index register.
- Define the principle of pipelining and state its objectives. [3] CO1 BL3
 - Give various elements of data path and draw a sketch of single bus data path. [3]
 - A four-stage pipeline has stage delays of 150 ns, 120 ns, 160 ns, and 140 ns, respectively. Pipeline registers are placed between the stages, and each register introduces a delay of 5 ns. Assuming a constant clock rate (determined by the slowest pipeline stage plus register delay), what is the total time required to process 1000 data items on this pipeline? [4]
- Explain in detail the differences between RISC and CISC architectures. [4] CO1 BL3
 - Illustrate the operation of a hardwired control unit with a neat sketch. [6]

- | | | | | |
|------|--|-----|-----|-----|
| 5. | Consider a multiplier circuit that uses the Booth algorithm to multiply two signed numbers: +17 (multiplicand) and -10 (multiplier), represented in two's complement form. Perform the Booth recoding of the multiplier, compute the product step by step using the Booth algorithm. | | CO2 | BL3 |
| 6. | a) The dividend 17 is stored in register Q and the divisor 5 in M register. Perform the division using restoring division. | [7] | CO2 | BL2 |
| | b) Perform 2's complement subtraction of the minuend 17 and subtrahend 32 using 8 bit ALU and give the status of overflow flag. | [3] | | |
| 7. | Describe the characteristics and working of magnetic disk storage. Illustrate your answer with a labeled structural diagram of a disk drive. | | CO4 | BL2 |
| 8. | a) Explain Flynn's taxonomy of computer architectures with diagrams. Give examples for each category. | [6] | CO5 | BL4 |
| | b) Compare single-core and multi-processor systems in terms of performance, cost, power consumption and scalability. | [4] | | |
| 9.a) | Consider a cache memory with a capacity of 1024 MB and a block size of 256 bytes. The main memory size is 256 GB. Determine how the physical address is divided for the following mapping techniques: | | CO3 | BL3 |
| | i. Direct mapping. | [3] | | |
| | ii. Fully associative mapping. | [3] | | |
| | iii. 4-way set associative mapping. | [4] | | |

OR

- | | | | | |
|-------|--|-----|-----|-----|
| 9.b) | A computer system uses RAM chips of 256×8 and ROM chips of 128×8 . You are required to design a system that includes 512×16 of RAM, 256×8 of ROM, and two interface units, each containing 256 registers. The system has an address bus width of 16 bits and a data bus width of 16 bits. A memory-mapped I/O configuration is used, and the two most significant bits of the address bus are assigned as follows: | | CO3 | BL3 |
| | <ul style="list-style-type: none"> • 00 $\rightarrow$ RAM • 01 $\rightarrow$ ROM • 10 $\rightarrow$ Interface registers | | | |
| | i. Determine the total number of chips required for the design. | | | |
| | ii. Develop the memory interface address map for the system. | | | |
| | iii. Illustrate the chip layout for the given design. | | | |
| 10.a) | i. Compare I/O-mapped I/O and memory-mapped I/O, highlighting their respective advantages and disadvantages. | [4] | CO3 | BL2 |
| | ii. Explain how communication between an I/O device and the processor is established using strobe and handshaking techniques. Also, discuss the need for a buffering mechanism. | [6] | | |

OR

- | | | | | |
|-------|--|--|-----|-----|
| 10.b) | Assume you are designing a control unit to enable direct data transfer between an I/O device and the main memory without requiring constant processor involvement. Explain the function and significance of the DMA controller in this system. | | CO3 | BL2 |
|-------|--|--|-----|-----|