



VIT

Vellore Institute of Technology

School of Electronics Engineering

Winter Semester 2022-23 Continuous Assessment Test – I

SLOT: C2+TC2

Program Name & Branch: B.Tech (School of Computer Science Engineering)

Course Name & Code: Microprocessors and Microcontrollers BECE204L

Exam Duration: 90 Min.

Maximum Marks: 50

Q. No.	Questions	Max Marks	CO	BL
1.	<p>a) Identify the addressing mode for</p> <p>1) POP 0 2) MOV A, #255 3) MUL AB 4) MOV 40H, #40H 5) MOV @R1, A</p> <p>b) Summarize bits of PSW bit in 8051 microcontroller. Give a sequence of instruction to switch from bank 0 to bank 2.</p>	10 (5+5)	CO1	BL1
2.	<p>a) Sketch the content of the stack after the execution of the following code:</p> <pre> PC  Opcode      Mnemonic Operand 000B 120300      LCALL DELAY 000E 80F0        SJMP BACK 0010 ; -----this is the delay subroutine 0300                ORG 300H 0300      DELAY: 0300 7DFF        MOV R5, #0FFH 0302 DDFE  AGAIN: DJNZ R5, AGAIN 0304 22          RET </pre> <p>b) After reset, the contents of internal memory of 8051 microcontroller with address 0AH and 0BH contains data 22H and 33H, respectively. Sketch the contents of internal memory from address 07H to 0BH and the content of the register and SP, after executing the following code:</p> <pre> PUSH 0AH PUSH 0BH POP 09H </pre>	10	CO3	BL3
3.	Write an ALP in 8051 microcontroller to load the first 10 even numbers within the range of 1-20 in RAM locations starting at 35H. Calculate their sum and store the result in 40h.	10	CO3	BL4
4.	<p>Determine the value of register A, register B and status of the flag register by considering step by step execution of the following instructions:</p> <pre> ORG 0000H MOV A, #25H MOV B, #1FH MUL AB SUBB A, #0FCH RRC A END </pre>	10	CO3	BL5



5.	<p>If the XTAL frequency of 8051 is 12 MHz, examine the time taken to execute the following program. The machine cycle for each instruction is mentioned in the parenthesis,</p> <table border="1"> <thead> <tr> <th>OPCODE/OPERAND</th> <th>MACHINE CYCLE</th> </tr> </thead> <tbody> <tr> <td>MOV R5, #2</td> <td>1</td> </tr> <tr> <td>HERE 1: MOV R4, #180</td> <td>1</td> </tr> <tr> <td>HERE 2: MOV R3, #255</td> <td>1</td> </tr> <tr> <td>HERE 3: DJNZ R3, HERE3</td> <td>2</td> </tr> <tr> <td>DJNZ R4, HERE2</td> <td>2</td> </tr> <tr> <td>DJNZ R5, HERE1</td> <td>2</td> </tr> <tr> <td>RET</td> <td>2</td> </tr> </tbody> </table>	OPCODE/OPERAND	MACHINE CYCLE	MOV R5, #2	1	HERE 1: MOV R4, #180	1	HERE 2: MOV R3, #255	1	HERE 3: DJNZ R3, HERE3	2	DJNZ R4, HERE2	2	DJNZ R5, HERE1	2	RET	2	10	CO 3	BL4
OPCODE/OPERAND		MACHINE CYCLE																		
MOV R5, #2	1																			
HERE 1: MOV R4, #180	1																			
HERE 2: MOV R3, #255	1																			
HERE 3: DJNZ R3, HERE3	2																			
DJNZ R4, HERE2	2																			
DJNZ R5, HERE1	2																			
RET	2																			

1652403 py

