

ADDER AND SUBTRACTOR



A
B
C
1/8 n

$n \rightarrow 2^n$ lines

$2^n \rightarrow n$ lines

Decoder $\rightarrow$ Encoder

11111

111

2^n o/p

n o/p

Combinational ^{logic} Circuits (3 module)

When logic gates are connected together to produce a specific o/p for certain specific combinations of i/p variables.

→ no storage

→ i/p → o/p at all times.

Binary Adder

- A combinational circuit that performs the addition of two bits is called a **half adder**.
- The truth table for the half adder is listed below:

Table 4-3
Half Adder

x	y	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = x'y + xy'$$

$$C = xy$$

S: Sum
C: Carry

$$S = \bar{x}y + x\bar{y}$$

$$= x \oplus y$$

$$\begin{matrix} \bar{x} & \bar{y} & = & 0 \\ x & \bar{y} & = & 1 \\ x & y & = & 1 \\ \bar{x} & y & = & 0 \end{matrix}$$

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$

$$1 + 1 = 10$$

2

0

1

2

3

2

$$\begin{array}{r} 10 \\ \times 2 \\ \hline 20 \end{array}$$

Ex - OR

$$\underline{x'y} + \underline{xy'} = x \oplus y$$

Ex - NOR

$$x'y' + xy = x \odot y$$

$$\overline{x \oplus y} = x \odot y$$

K-map for half adder

Carry

x A \ B	0	1
0	0	1
1	2	1

K-map for Carry

$$xy$$

*Sum = $A\bar{B} + \bar{A}B$
 $x\bar{y} + \bar{x}y$*


x A \ B	0	1
x 0	0	1
x 1	1	2

K-map for Sum


$$\underline{\underline{xy' + x'y}}$$

Carry $C = AB$ and Sum $C = A\bar{B} + \bar{A}B$.

Implementation of Half-Adder



(a) $S = xy' + x'y$
 $C = xy$



(b) $S = x \oplus y$
 $C = xy$

Fig. 4-5 Implementation of Half-Adder

Ex. or



Ex. xor



Full-Adder

- One that performs the addition of three bits (two significant bits and a previous carry) is a **full adder**.

Table 4-4
Full Adder

<i>x</i>	<i>y</i>	<i>z</i>	<i>C</i>	<i>S</i>
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

8
0-7

0
1
2
3
4
5
6
7

3
2-8
0-7

2
1
2

1
0
2

1+1=10₂
1+1+1=11₂
(2)₁₀

11
2


Question

Design a full adder circuit's

→ T.T

→ K.map

→ Simplification of Sum and Carry.



Full Adder

- A combinational circuit that adds 3 input bits to generate a Sum bit and a Carry bit

	X	Y	Z	C	S
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1

K map

Sum	YZ	00	01	11	10
X	0	0	1	0	1
	1	1	0	1	0

K map

Carry	YZ	00	01	11	10
X	0	0	0	1	0
	1	0	1	1	1

$$X'(Y'Z + YZ) + X(Y'Z' + YZ)$$

$$S = X'Y'Z + X'YZ' + XY'Z' + XYZ = X \oplus Y \oplus Z$$

$$C = XY + YZ + XZ$$

$$S = \sum m(1, 2, 4, 7)$$

$$C = \sum m(3, 5, 6, 7)$$

2ⁿ

$$x \oplus z = \overline{x \oplus z}$$

$$S = \bar{x}\bar{y}z + x\bar{y}z + \bar{x}y\bar{z} + x y z$$

$$S = \bar{y}(\bar{x}z + x\bar{z}) + y(\bar{x}\bar{z} + xz) \rightarrow x \oplus z$$


$$S = \bar{y}(x \oplus \bar{z}) + y(\bar{x} \oplus z)$$

$$S = \bar{y}(x \oplus z) + y(\overline{x \oplus z})$$


$$A'B + AB' = \underline{A \oplus B}$$

$$S = y \oplus x \oplus z \text{ (or } S = \underline{x \oplus y \oplus z})$$

Logic Diagram of Full Adder



Simplified full adder circuit.



$$C_{out} = XY + XZ + YZ$$

plot full adder using two half adders and one or gate?.



$$\begin{aligned} \text{Sum} &= C \oplus (A \oplus B) \\ &= C \oplus (A'B + AB') \\ &= C(A'B + AB') + \bar{C}(A'B + AB') \end{aligned}$$

$$= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$$


Actual values from full adder T.T.

$$C = AB + AC_{in} + BC_{in}$$

half adder.





$$(A'B + AB')C$$
$$AB \rightarrow A'BC + AB'C$$





```
// Verilog code for full adder
// Behavioral code for full adder
module
Full_Adder_Behavioral_Verilog(input X1,
X2, Cin,
output S, Cout);
    reg[1:0] temp;
    always @(*)
    begin
temp = {1'b0,X1} + {1'b0,X2}+{1'b0,Cin};
    end
    assign S = temp[0];
    assign Cout = temp[1];
endmodule
```

```
// Testbench code of the behavioral code for
full adder
`timescale 10ns/ 10ps;
module Testbench_Behavioral_adder();
    reg A,B,Cin;
    wire S,Cout;
    Full_Adder_Behavioral_Verilog Behavioral_adder
(.X1(A), .X2(B), .Cin(Cin), .S(S), .Cout(Cout)
    );
    initial begin
        A = 0; B = 0; Cin = 0;
        #5; A = 0; B = 0; Cin = 1;
        #5; A = 0; B = 1; Cin = 0;
        #5; A = 0; B = 1; Cin = 1;
        #5; A = 1; B = 0; Cin = 0;
        #5; A = 1; B = 0; Cin = 1;
        #5; A = 1; B = 1; Cin = 0;
        #5; A = 1; B = 1; Cin = 1;
        #5;
    end
endmodule
```




```
// Structural code for full adder
module Full_Adder_Structural_Verilog(
    input X1, X2, Cin,
    output S, Cout );
    wire a1, a2, a3;
    xor u1(a1,X1,X2);
    and u2(a2,X1,X2);
    and u3(a3,a1,Cin);
    or u4(Cout,a2,a3);
    xor u5(S,a1,Cin);
endmodule
```





```
// Structural code for full adder
module Full_Adder_Structural_Verilog(
    input X1, X2, Cin,
    output S, Cout );
    wire a1, a2, a3;
    xor u1(a1,X1,X2);
    and u2(a2,X1,X2);
    and u3(a3,a1,Cin);
    or u4(Cout,a2,a3);
    xor u5(S,a1,Cin);
endmodule
```

```
// Testbench code of the structural code for
full adder
//timescale 10ns/ 10ps;
module Testbench_structural_adder();
    reg A,B,Cin;
    wire S,Cout;
    //Verilog code for the structural full adder
    Full_Adder_Structural_Verilog
    structural_adder G1( .X1(A), .X2(B), .Cin(Cin),
        .S(S), .Cout(Cout) );
    initial begin
        A = 0; B = 0; Cin = 0;
        #10; A = 0; B = 0; Cin = 1;
        #10; A = 0; B = 1; Cin = 0;
        #10; A = 0; B = 1; Cin = 1;
        #10; A = 1; B = 0; Cin = 0;
        #10; A = 1; B = 0; Cin = 1;
        #10; A = 1; B = 1; Cin = 0;
        #10; A = 1; B = 1; Cin = 1;
        #10;
    end
endmodule
```



FULL ADDER

Module module fa(a, b, c, sum, carry);

input a, b, c;

output sum, carry;

wire d,e,f;

xor(sum,a,b,c);

and(d,a,b);

and(e,b,c);

and(f,a,c);

or(carry,d,e,f);

endmodule

TEST BENCH module fulladdt_b;

reg a, b, c;

wire sum, carry;

fa uut (.a(a), .b(b),.c(c),.sum(sum),.carry(carry));

initial begin

a=1'b0;b=1'b0;c=1'b0;

#10 a=1'b0;b=1'b0;c=1'b1;

#10 a=1'b0;b=1'b1;c=1'b0;

#10 a=1'b0;b=1'b1;c=1'b1;

#10 a=1'b1;b=1'b0;c=1'b0;

#10 a=1'b1;b=1'b0;c=1'b1;

#10 a=1'b1;b=1'b1;c=1'b0;

#10 a=1'b1;b=1'b1;c=1'b1;

#10\$stop;

end

endmodule

Logic Diagram of Full Adder

1 → 0 0 1
2 → 0 1 0

$$S = \Sigma m(1,2,4,7)$$

$$= X' Y' C_{in} + X' Y C_{in}' + X Y' C_{in}' + X Y C_{in}$$

$$= X' (Y' C_{in} + Y C_{in}') + X (Y' C_{in}' + Y C_{in})$$

$$= X' (Y \oplus C_{in}) + X (Y \oplus C_{in})'$$

$$= X \oplus Y \oplus C_{in}$$

$\bar{Z}$ ✓

$$C_{out} = \Sigma m(3,5,6,7)$$


$$= X' Y C_{in} + X Y' C_{in} + X Y C_{in}' + X Y C_{in}$$

$$= (X' Y + X Y') C_{in} + X Y (C_{in}' + C_{in})$$

$$= (X \oplus Y) C_{in} + X Y$$


✓


2 half adder can help to represent full adder.



4-Bit Full Adder

◆ Binary adder






Subtractor is an electronic logic circuit for calculating the difference between two binary numbers which provides the difference and borrow as output.



➤ Halfsubtractor

Half Subtractor is used for subtracting one single bit binary number from another single bit binary number.

It has two inputs; Minuend (A) and Subtrahend (B) and two outputs; Difference (D) and Borrow (B_{out}).




□ TruthTable

Input		Output	
A	B	Difference (D)	Borrow (B_{out})
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0


□ Solving truth table using K-map

For D:



$$D = A \oplus B$$

For b:





$$b = \bar{A} B$$

$$\text{Borrow} = \bar{A}.B$$

$$\text{Difference} = A \oplus B$$

□ Logical Circuit






fULL subtractor

A logic Circuit Which is used for subtracting three single bit binary numbers is known as Full Subtractor.

- It has three inputs;
 1. Minuend (A),
 2. Subtrahend(B)
 3. Subtrahend(C)
- two outputs;
 1. Difference (D)
 2. Borrow (B_{out}).



□ TruthTable

Input			Output	
A	B	C	D	B _(out)
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

□ Solving Truth Table using K-Map

For D:


		$B B_{in}$			
		$\bar{B} \bar{B}_{in}$	$\bar{B} B_{in}$	$B B_{in}$	$B \bar{B}_{in}$
A	$\bar{A}$		1		1
	A	1		1	

$$D = A \oplus B \oplus B_{in}$$

For B_{in} :

		$B B_{in}$			
		$\bar{B} \bar{B}_{in}$	$\bar{B} B_{in}$	$B B_{in}$	$B \bar{B}_{in}$
A	$\bar{A}$		1	1	1
	A			1	

$$B_{out} = \bar{A} B + (\bar{A} + B) B_{in}$$



□ K-Map Minimization

From the Truth Table The Difference and Borrow will be written as,


$$\text{Difference} = A'B'C + A'BC' + AB'C' + ABC$$

$$\text{Difference} = A \oplus B \oplus C$$


$$\begin{aligned} \text{Borrow} &= A'B'C + A'BC' + A'BC + ABC \\ &= A'B'C + A'BC' + A'BC + A'BC + A'BC + ABC \\ &= A'C(B' + B) + A'B(C' + C) + BC(A' + A) \end{aligned}$$

$$\text{Borrow} = A'C + A'B + BC$$


$$\mathbf{B(out) = BC + (B \oplus C)A}$$




LogicalCircuit




Logical Circuit




Diagram



Example: derive truth table from logic diagram






Truth Table

Table 4.1

Truth Table for the Logic Diagram of Fig. 4.2

A	B	C	F_2	F'_2	T_1	T_2	T_3	F_1
0	0	0	0	1	0	0	0	0
0	0	1	0	1	1	0	1	1
0	1	0	0	1	1	0	1	1
0	1	1	1	0	1	0	0	0
1	0	0	0	1	1	0	1	1
1	0	1	1	0	1	0	0	0
1	1	0	1	0	1	0	0	0
1	1	1	1	0	1	1	0	1

Circuit implementation



Design 3-to-8 decoder with enable implement the 4-to-16 decoder




Fig. 4-20 4×16 Decoder Constructed with Two 3×8 Decoders


Boolean function implementation

- A more efficient method for implementing a Boolean function of n variables with a **multiplexer**.

$$F(x, y, z) = \Sigma(1, 2, 6, 7)$$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

(a) Truth table



(b) Multiplexer implementation

Fig. 4-27 Implementing a Boolean Function with a Multiplexer

4-input function with a multiplexer

$$F(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$$




Fig. 4-28 Implementing a 4-Input Function with a Multiplexer