



**SCHOOL OF ELECTRONICS ENGINEERING**  
 CONTINUOUS ASSESSMENT TEST I, WINTER 2022-23  
**BECE102L- Digital Systems Design**  
 Time: 1.30 Hrs. Slot: C2+TC2 Max. Marks: 50  
 Faculty(s): Anand S, Swati G, George Jacob

**Answer All Questions**

1.	a.	<p>Prove the following Boolean Expression</p> $[A\bar{B}(C + BD) + \bar{A}\bar{B}] = \bar{B}C$ <p>In this question, there is a literal C missing to prove this expression.</p> $[A\bar{B}(C + BD) + \bar{A}\bar{B}]C = \bar{B}C$ <p>So steps to simplify the expression using Boolean algebra are considered for correction.</p> $A\bar{B}C + A\bar{B}BD + \bar{A}\bar{B}$ $A\bar{B}C + \bar{A}\bar{B}$ $\bar{B}(AC + \bar{A})$ $\bar{B}(\bar{A} + C)$ $\bar{A}\bar{B} + \bar{B}C$	[5]
	b.	<p>Simplify the expression <math>Y = (A + B)(\overline{\bar{A}(\bar{B} + \bar{C})}) + \bar{A}(B + C)</math> as much as possible using Boolean Algebra.</p> <p>Simplify, <math>Y = (A + B)(A'(B' + C'))' + A'(B + C)</math></p> <p><i>Solution</i></p> $Y = (A + B)((A + (B' + C'))' + A'(B + C)$ <p style="margin-left: 150px;">: De Morgan's theorem</p> $= (A + B)(A + BC) + A'(B + C)$ <p style="margin-left: 150px;">: De Morgan's theorem</p> $= (AA + ABC + AB + BBC) + A'(B + C)$ <p style="margin-left: 150px;">Distributive law</p> $= (A + AB + ABC + BC) + A'(B + C)$ <p style="margin-left: 150px;">A.A = A, and B.B = B</p> $= A(1 + B + BC) + BC + A'(B + C)$ <p style="margin-left: 150px;">B + BC = B and 1 + B = 1</p> $= A + BC + A'(B + C)$ $= (A + A'(B + C)) + BC$ <p style="margin-left: 150px;">A + A'(B + C) = A + (B + C) bec. A + A'B = A + B</p> $= A + B + C + BC$ $= A + B + C(1 + B)$ $= A + B + C$	[5]
2.		<p>Reduce the following expression and implement the circuit using AOI, only NAND, and only NOR gates.</p>	[10]

$$F(x, y, z) = \sum m(0,4,6,7)$$

Mark distribution [ 2 + 2 + 3 + 3 ]

a)

$$\bar{x}\bar{y}\bar{z} + x\bar{y}\bar{z} + xy\bar{z} + xyz$$

$$(\bar{x} + x)\bar{y}\bar{z} + xy(z + \bar{z})$$


$$\bar{y}\bar{z} + xy$$

OR


xy \ z	0	1
00	1	
01		
11	1	1
10	1	


$$\bar{y}\bar{z} + xy$$

b)




c)





d)



3.

Write the canonical expression for the following function  $F = \bar{B}\bar{C}\bar{D} + \bar{B}C\bar{D} + \bar{A}CD$   
 Write the truth table of the function and reduce the function to a three minterms function using a 4-variable K-Map.


[10]

Mark distribution [ 3 + 2 + 5 ]

$$F = \bar{B}\bar{C}\bar{D}(A + \bar{A}) + \bar{B}C\bar{D}(A + \bar{A}) + \bar{A}CD(B + \bar{B})$$

$$A\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}\bar{B}CD$$


A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



$$F = \bar{A}CD + \bar{B}\bar{D}$$

This is the most simplified form.


If it is written to three minterms form, multiply first term with  $(B + \bar{B})$  or second term with either  $(A + \bar{A})$  or  $(C + \bar{C})$  and apply distributive law.

4.	a.	<p>Develop a Verilog HDL code for the following logic diagram.</p>  <pre> module logic_circuit(Y,A,B,C); output Y; input A,B,C; wire w1,w2, w3; and G1(w1,A,B); not G2(w2,C) and G3(w3,w2,B); or G4(Y,w1,w3); endmodule </pre>	[5]
	b.	<p>Find and correct the syntax errors in the following structural level abstraction of Verilog HDL code.</p> <p>Errors</p> <pre> module 1simple_circuit(A,B,C,D); //module name cannot start with a number output D; input A,B,C; wire w1,w2; and G1(w1(a,b)) // port names are case sensitive not G2(w2(c)) // port names are case sensitive and ; missing ( 2 Errors) or G3(D,w1,w2); endmodule; // wrong syntax </pre> <p>Corrected</p> <pre> module simple_circuit(A,B,C,D); output D; input A,B,C; wire w1,w2; and G1(w1,A,B); not G2(w2,C); or G3(D,w1,w2); endmodule </pre>	
5.		<p>Design a combinational circuit which will provide sum of three bit binary numbers using following steps.</p> <p>i) Write down the true table of the circuit.</p>	[10] [2]


**Full Adder**

<b>x</b>	<b>y</b>	<b>z</b>	<b>C</b>	<b>S</b>
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

ii) Make the simplified Boolean function of the circuit. [3]



(a)  $S = x'y'z + x'yz' + xy'z' + xyz$





(b)  $C = xy + xz + yz$

$$\begin{aligned} \text{Sum} &= XY'Z' + X'Y'Z + XYZ + X'YZ' \\ &= Z(X'Y' + XY) + Z'(XY' + X'Y) \\ &= Z(X \oplus Y)' + z'(X \oplus Y) \\ &= X \oplus Y \oplus Z \end{aligned}$$

$$\begin{aligned} \text{Carry} &= XY + YZ + XZ \\ &= XY + (Y+X)Z \\ &= XY + (Y+ Y'X)Z \\ &= XY + YZ + Y'XZ \\ &= (X+Z)Y + Y'XZ \\ &= (X+X'Z)Y + Y'XZ \\ &= XY + X'YZ + XY'Z \\ &= XY + (X'Y + XY')Z \\ &= XY + (X \oplus Y)Z \end{aligned}$$

iii) Draw the logical diagram of the circuit. [2]



iv) Write the Verilog HDL code of the logical diagram.

[3]

```
module fa_gate_level(s,c,x,y,z);  
    input x,y,z;  
    output s,c;  
    wire w1,w2,w3;  
    xor xor1(w1,x,y);  
    xor xor2(s,w1,z);  
    and A1(w2,w1,z);  
    and A2(w3,x,y);  
    or O1(c,w2,w3);  
endmodule
```

Or

```
module fa_gate_level(s,c,x,y,z);  
    input x,y,z;  
    output s,c;  
    wire w1,w2,w3;  
    xor xor1(s,x,y,z);  
    and A1(w1, x,y);  
    and A2(w2,x,z);  
    and A3(w3,y,z);  
    or O1(c, w1,w2,w3);  
endmodule
```

\*\*\*\*\*