



1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	1




SOP

$$F = A'C'D' + A'B'D + ABD + CD$$

(OR)

$$F = A'C'D' + A'B'C' + ABD + CD$$



POS

$$F' = CD' + AD' + AB'C' + A'BC'D$$

$$F = (C'+D)(A'+D)(A'+B+C)(A+B'+C+D')$$

4. Design a combinational circuit with three inputs and one output. Draw the corresponding truth table and Logic diagrams.

(a) The output is 1 when the binary value of the inputs is less than 3. The output is 0 otherwise.

a	b	c	y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

$$y = a'b' + a'c'$$

(b) The output is 1 when the binary value of the inputs is an even number.

a	b	c	y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	0

5

5

$$y = c'$$


5. Draw the truth table and logic diagram of the digital circuit specified by the following Verilog description:

10

```

module Circuit_B (F1, F2, F3, A0, A1, B0, B1);
output F1, F2, F3;
input A0, A1, B0, B1;
nor (F1, F2, F3);
or (F2, w1, w2, w3);
and (F3, w4, w5);
and (w1, w6, B1);
or (w2, w6, w7, B0);
and (w3, w7, B0, B1);
not (w6, A1);
not (w7, A0);
xor (w4, A1, B1);
xnor (w5, A0, B0);
endmodule

```



```

#A0A1B0B1F1F2F3
#0000010
#0001010
#0010011
#0011010
#0100010
#0101011
#0110010
#0111010

```

#0000010	
#0001010	
#0010011	
#0011010	
#0100010	
#0101011	
#0110010	
#0111010	
#1000010	
#1001010	
#1010010	
#1011010	
#1100011	
#1101100	
#1110100	
#1111011	