


DIGITAL SYSTEMS DESIGN

1) $F = (x * y) + z$


2-bit $x \Rightarrow$ $x_1 \quad x_0$
 2-bit $y \Rightarrow$ $y_1 \quad y_0$
 $x * y \Rightarrow$ $\begin{array}{r} x_1 y_1 \quad x_0 y_0 \end{array}$

4-bit $z \Rightarrow$ $\begin{array}{r} x_1 y_1 \quad x_0 y_1 \\ \hline w_3 \quad w_2 \quad w_1 \quad w_0 \\ z_3 \quad z_2 \quad z_1 \quad z_0 \\ \hline \end{array}$ (5M)
 $(x * y) + z \Rightarrow$ $\begin{array}{r} F_4 \quad F_3 \quad F_2 \quad F_1 \quad F_0 \\ \hline \end{array}$

Circuit Diagram



2 i) 2-bit Comparator




$$A_{eq} B = (A_1 \odot B_1) \cdot (A_0 \odot B_0)$$

$$A_{gt} B = A_1 B_1' + (A_1 \odot B_1) A_0 B_0' \quad (3M)$$

$$A_{lt} B = A_1' B_1 + (A_1 \odot B_1) A_0' B_0$$


CRT diagram

A₁, A₀, B₁, B₀



(2 M)

2 ii) 4-bit Comparator using 2-bit Comparator



3) Dataflow Verilog HDL for 4-bit Adder

```
module adder_4-bit (A, B, Cin, Z);
```

```
    input [3:0] A, B;
```

```
    input Cin;
```

```
    output [4:0] Z;
```

```
    assign Z = A + B + Cin;
```

```
endmodule
```

(4M)

Structural Codes for the given Circuit:

```
module ckt (A, B, Cin, S, Cout);
```

```
input [3:0] A, B;
```

```
input Cin;
```

```
output [3:0] S;
```

```
output Cout;
```

```
wire s4, w1, w2;
```

(6M)

```
adder-4-bit A1 (A, B, Cin, Z);
```

```
adder-4-bit A2 (Z[3:0], 1'b0, Z[3:0], 1'b0, {s4, S});
```

```
and G1 (w1, Z[3], Z[2]);
```

```
and G2 (w2, Z[3], Z[1]);
```

```
or G3 (Cout, Z[4], w1, w2);
```

```
endmodule
```

4 i) Excitation table for UV-FF

Q	Q ⁺	U	V
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

(2M)

(ii) UV-FF using D-FF

K-map for D-i/p


	UV			
Q	00	01	11	10
0	0	0	1	1
1	1	0	0	1

(4M)

$$D = UQ' + V'Q$$

For D-FF, $Q^+ = D$

$$\therefore Q^+ = UQ' + V'Q$$



(iii) Verilog HDL for UV-FF

```
module UV_FF (clk, rst, U, V, Q);
```

```
input clk, rst, U, V;
```

```
output Q;
```

```
reg Q;
```

```
always @ (posedge clk)
```

```
if (rst)
```

```
Q <= 1'b0;
```

```
else
```

```
case ({U, V})
```

```
2'b00: Q <= Q;
```

```
2'b01: Q <= 1'b0;
```

```
2'b10: Q <= 1'b1;
```

```
2'b11: Q <= ~Q;
```

```
endcase
```

(4M)

```
endmodule
```

5) Synchronous Counter using T-FF for the sequence
 $\rightarrow 0 \rightarrow 1 \rightarrow 3 \rightarrow 5 \rightarrow 7 \rightarrow 9 \rightarrow 11 \rightarrow 13 \rightarrow 15$

State transition table (3M)

	Q_3	Q_2	Q_1	Q_0	Q_3^+	Q_2^+	Q_1^+	Q_0^+	T_3	T_2	T_1	T_0
0 \rightarrow	0	0	0	0	0	0	0	1	0	0	0	1
1 \rightarrow	0	0	0	1	0	0	1	1	0	0	1	0
3 \rightarrow	0	0	1	1	0	1	0	1	0	1	1	0
5 \rightarrow	0	1	0	1	0	1	1	1	0	0	1	0
7 \rightarrow	0	1	1	1	1	0	0	1	1	1	1	0
9 \rightarrow	1	0	0	1	1	0	1	1	0	0	1	0
11 \rightarrow	1	0	1	1	1	1	0	1	0	1	1	0
13 \rightarrow	1	1	0	1	1	1	1	1	0	0	1	0
15 \rightarrow	1	1	1	1	0	0	0	0	1	1	1	1

K-map (4M)

		T_3 Q_3, Q_0			
		00	01	11	10
Q_3, Q_2	00	0	0	0	x
	01	x	0	1	x
	11	x	0	1	x
	10	x	0	0	x

$$T_3 = Q_2 Q_1$$

		T_2 Q_1, Q_0			
		00	01	11	10
Q_3, Q_2	00	0	0	1	x
	01	x	0	1	x
	11	x	0	1	x
	10	x	0	1	x

$$T_2 = Q_1$$

		T_1 Q_1, Q_0			
		00	01	11	10
Q_3, Q_2	00	0	1	1	x
	01	x	1	1	x
	11	x	1	1	x
	10	x	1	1	x

$$T_1 = Q_0$$

		T_0 Q_1, Q_0			
		00	01	11	10
Q_3, Q_2	00	1	0	0	x
	01	x	0	0	x
	11	x	0	1	x
	10	x	0	0	x

$$T_0 = Q_0' + Q_3 Q_2 Q_1$$

Circuit Diagram: (3M)

