



School of Computer Science Engineering

Winter Semester 2023-2024

Continuous Assessment Test – I

Program Name & Branch: BTECH CSE (BCB, BCE, BCI, BCT, BDS, BKT)

Course Name & code: BECE204L Microprocessors and Microcontrollers

Slot: F1+TF1

Exam Duration: 90 Min.

Maximum Marks: 50

General instruction(s):

Answer all the questions

S. No	Question	Marks																		
1. A	<p>Draw the internal architecture of 8051 with a neat sketch</p> <p>Answer:</p> <p>The diagram illustrates the internal architecture of the 8051 microcontroller. It features a central CPU connected to an oscillator (OSC) with two 30PF capacitors and a frequency range of 4 to 30 MHz (normally 11.0592 MHz). The CPU is also connected to bus control, on-chip ROM for program code, on-chip RAM, and four I/O ports (P0, P1, P2, P3) which handle address and data. A serial port is connected to TXD and RXD pins. An interrupt control block manages external interrupts (INT0, INT1) and is connected to the CPU. Counter inputs (T0, T1) are also shown.</p>	5																		
1. B	<p>Identify if the following 8051 instruction have any error, if so give the correct instructions</p> <p>Answer:</p> <table border="1"> <thead> <tr> <th>Given Instruction</th> <th>Correct Instruction</th> <th>Comments</th> </tr> </thead> <tbody> <tr> <td>DIV A,B</td> <td>DIV AB</td> <td>No comma</td> </tr> <tr> <td>CPL A</td> <td>CPL A</td> <td>-</td> </tr> <tr> <td>PUSH R0</td> <td>PUSH 00H</td> <td>Only direct address</td> </tr> <tr> <td>ORL A, #25H</td> <td>ORL A, #25H</td> <td>-</td> </tr> <tr> <td>MOV R2, R1</td> <td>MOV R2, 01h OR MOV 02H,R1 OR MOV 02H,01H</td> <td>Not allowed</td> </tr> </tbody> </table>	Given Instruction	Correct Instruction	Comments	DIV A,B	DIV AB	No comma	CPL A	CPL A	-	PUSH R0	PUSH 00H	Only direct address	ORL A, #25H	ORL A, #25H	-	MOV R2, R1	MOV R2, 01h OR MOV 02H,R1 OR MOV 02H,01H	Not allowed	5
Given Instruction	Correct Instruction	Comments																		
DIV A,B	DIV AB	No comma																		
CPL A	CPL A	-																		
PUSH R0	PUSH 00H	Only direct address																		
ORL A, #25H	ORL A, #25H	-																		
MOV R2, R1	MOV R2, 01h OR MOV 02H,R1 OR MOV 02H,01H	Not allowed																		

2	<p>Analyze the following 8051 assembly program and show the stack and stack pointer during the execution of the program. The address of Bank0 = 00 to 07H, Bank1 = 08 to 0FH, Bank2 = 10 to 17H and Bank3 = 18 to 1FH. Assume the default stack area.</p> <p>Answer:</p> <table border="1" data-bbox="209 463 1252 931"> <thead> <tr> <th>Line No</th> <th>Instruction</th> <th>SP Address</th> <th>SP Data</th> <th>Line No</th> <th>Instruction</th> <th>SP Address</th> <th>SP Data</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>SETB PSW.3</td> <td>Bank 1</td> <td></td> <td>10</td> <td>PUSH 11H</td> <td>09H</td> <td>0F3H</td> </tr> <tr> <td>2</td> <td>MOV R6, #25H</td> <td>0EH</td> <td>25H</td> <td>11</td> <td>PUSH 10H</td> <td>0AH</td> <td>XXH</td> </tr> <tr> <td>3</td> <td>MOV R7, #12H</td> <td>0FH</td> <td>12H</td> <td>12</td> <td>PUSH 0FH</td> <td>0BH</td> <td>12H</td> </tr> <tr> <td>4</td> <td>SETB PSW.4</td> <td rowspan="2">Bank 2</td> <td></td> <td>13</td> <td>PUSH 0EH</td> <td>0CH</td> <td>25H</td> </tr> <tr> <td>5</td> <td>CLR PSW.3</td> <td></td> <td>14</td> <td>POP 0DH</td> <td>0DH</td> <td>25H</td> </tr> <tr> <td>6</td> <td>MOV R1, #0F3H</td> <td>11H</td> <td>0F3H</td> <td>15</td> <td>POP 0CH</td> <td>0CH</td> <td>12H</td> </tr> <tr> <td>7</td> <td>MOV R2, #0DEH</td> <td>12H</td> <td>0DEH</td> <td>16</td> <td>POP 0BH</td> <td>0BH</td> <td>XXH</td> </tr> <tr> <td>8</td> <td>MOV R3, #0FFH</td> <td>13H</td> <td>0FFH</td> <td>17</td> <td>POP 0AH</td> <td>0AH</td> <td>0F3</td> </tr> <tr> <td>9</td> <td>PUSH 12H</td> <td>08H</td> <td>0DEH</td> <td>18</td> <td>END</td> <td></td> <td></td> </tr> </tbody> </table>	Line No	Instruction	SP Address	SP Data	Line No	Instruction	SP Address	SP Data	1	SETB PSW.3	Bank 1		10	PUSH 11H	09H	0F3H	2	MOV R6, #25H	0EH	25H	11	PUSH 10H	0AH	XXH	3	MOV R7, #12H	0FH	12H	12	PUSH 0FH	0BH	12H	4	SETB PSW.4	Bank 2		13	PUSH 0EH	0CH	25H	5	CLR PSW.3		14	POP 0DH	0DH	25H	6	MOV R1, #0F3H	11H	0F3H	15	POP 0CH	0CH	12H	7	MOV R2, #0DEH	12H	0DEH	16	POP 0BH	0BH	XXH	8	MOV R3, #0FFH	13H	0FFH	17	POP 0AH	0AH	0F3	9	PUSH 12H	08H	0DEH	18	END			10
Line No	Instruction	SP Address	SP Data	Line No	Instruction	SP Address	SP Data																																																																										
1	SETB PSW.3	Bank 1		10	PUSH 11H	09H	0F3H																																																																										
2	MOV R6, #25H	0EH	25H	11	PUSH 10H	0AH	XXH																																																																										
3	MOV R7, #12H	0FH	12H	12	PUSH 0FH	0BH	12H																																																																										
4	SETB PSW.4	Bank 2		13	PUSH 0EH	0CH	25H																																																																										
5	CLR PSW.3			14	POP 0DH	0DH	25H																																																																										
6	MOV R1, #0F3H	11H	0F3H	15	POP 0CH	0CH	12H																																																																										
7	MOV R2, #0DEH	12H	0DEH	16	POP 0BH	0BH	XXH																																																																										
8	MOV R3, #0FFH	13H	0FFH	17	POP 0AH	0AH	0F3																																																																										
9	PUSH 12H	08H	0DEH	18	END																																																																												
3	<p>Assume in the 8051 ROM locations 3000H – 3009H have the values 20H, 31H, 42H, 51H, 62H, 70H, 80H, 90H, 0A1H, and 0B2H respectively. Write an assembly program to perform addition of these ten numbers. Store the carry at 70H and Sum at 71H of RAM. Also write the expected data stored at 70H and 71H of RAM.</p> <p><u>Answer:</u></p> <pre> ORG 3000H DB 20H,31H,42H,51H,62H,70H,80H,90H,0A1H,0B2H ORG 0000H MOV DPTR,#3000h MOV R0, #00H MOV R1,#0AH MOV R2,#00H Loop: CLR A MOVC A,@A+DPTR ADD A,R0 JNC L1 INC R2 L1: MOV R0,A INC DPTR DJNZ R1,Loop MOV 71H,R0 MOV 70H,R2 END </pre> <p>Carry is 04 and Sum is 19H D:0x70: 04 19 </p>	10																																																																															

4	<p>Assume a switch is connected at port pin P1.2, monitor the status of the switch. If the status of the switch is HIGH (“1”) then transfer data from R1 (Bank 0) to Port P3, else transfer data from R0 (Bank 0) to Port P3.</p> <p><u>Answer:</u></p> <pre> ORG 0000H CLR PSW.3 CLR PSW.4 MOV R0,#0FH // Not mandatory MOV R1,#0F0H // Not mandatory L2: JB P1.2, L1 MOV A,R0 // MOV P3,R0 Both are correct MOV P3,A SJMP L2 L1: MOV A,R1 //MOV P3,R1 Both are correct MOV P3,A SJMP L2 END </pre>	10
5	<p>Write an 8051 assembly program to generate a 2ms waveform with 50% duty cycle (Square wave generator) on the port pin P1.5. Assume the clock frequency of 8051 is 12 MHz and use the timer T1.</p> <p><u>Answer:</u></p> <pre> ORG 0000H MOV TMOD,#01H Begin: MOV TH1,#0FCH //OFF TIME MOV TL1,#18H ACALL DELAY MOV TH1,#0FCH //ON TIME MOV TL1,#18H ACALL DELAY SJMP Begin DELAY:CPL P1.5 SETB TR1 L1:JNB TF1,L1 CLR TF1 CLR TR1 RET END </pre> <p>Note: We can use same ACALL DELAY for ON and OFF time of a signal because it is a square wave.</p>	10