



NAME OF THE SCHOOL
CONTINUOUS ASSESSMENT TEST - I
WINTER SEMESTER 2024-2025

Programme Name & Branch : B.Tech Computer Science and Engineering
Course Code and Course Name : BCSE205L and Computer Architecture and Organization

Q. No	Question	M	CO	BL															
1.	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th colspan="3">Scheme of Evaluation</th> </tr> <tr> <th>Sl. No.</th> <th>Topic</th> <th>Marks</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>List of registers (6)</td> <td>3</td> </tr> <tr> <td>2</td> <td>Brief Description on each</td> <td>4</td> </tr> <tr> <td>3</td> <td>RISC Vs CISC (Min. 3 comparisons for each)</td> <td>3</td> </tr> </tbody> </table> <p>a. Explain the importance of different registers in the IAS computer and illustrate their interconnections with a neat block diagram.</p> <div style="display: flex; align-items: flex-start;"> <div style="width: 30%; padding-right: 10px;"> <p>Von Neumann Machine</p> <ul style="list-style-type: none"> ▪ MBR: Memory Buffer Register - contains the word to be stored in memory or just received from memory. ▪ MAR: Memory Address Register - specifies the address in memory of the word to be stored or retrieved. ▪ IR: Instruction Register - contains the 8-bit opcode currently being executed. ▪ IBR: Instruction Buffer Register - temporary store for RHS instruction from word in memory. ▪ PC: Program Counter - address of next instruction-pair to fetch from memory. ▪ AC: Accumulator & MQ: Multiplier quotient - holds operands and results of ALU ops. </div> <div style="width: 60%;"> </div> </div> <p>b. Compare CISC and RISC architecture.</p>	Scheme of Evaluation			Sl. No.	Topic	Marks	1	List of registers (6)	3	2	Brief Description on each	4	3	RISC Vs CISC (Min. 3 comparisons for each)	3	7	CO1	1
Scheme of Evaluation																			
Sl. No.	Topic	Marks																	
1	List of registers (6)	3																	
2	Brief Description on each	4																	
3	RISC Vs CISC (Min. 3 comparisons for each)	3																	
		3		1															



NAME OF THE SCHOOL
CONTINUOUS ASSESSMENT TEST - I
WINTER SEMESTER 2024-2025

	<table border="1"> <thead> <tr> <th>RISC</th> <th>CISC</th> </tr> </thead> <tbody> <tr> <td>It is a Reduced Instruction Set Computer.</td> <td>It is a Complex Instruction Set Computer.</td> </tr> <tr> <td>It focuses on Software.</td> <td>It focuses on Hardware.</td> </tr> <tr> <td>It uses only a Hardwired control unit.</td> <td>It uses both hardwired and microprogrammed control units.</td> </tr> <tr> <td>Transistors are used for more registers.</td> <td>Transistors are used for storing complex instructions.</td> </tr> <tr> <td>Code size is large.</td> <td>Code size is small.</td> </tr> <tr> <td>The uses of the pipeline are simple in RISC.</td> <td>Uses of the pipeline are difficult in CISC.</td> </tr> <tr> <td>An instruction is executed in a single clock cycle.</td> <td>Instruction may take more than one clock cycle.</td> </tr> <tr> <td>An instruction can fit in one word.</td> <td>Instructions are larger than the size of one word.</td> </tr> <tr> <td>The execution time of RISC is very short.</td> <td>The execution time of CISC is longer.</td> </tr> <tr> <td>The program written for RISC architecture needs to take more space in memory.</td> <td>The Program written for CISC architecture tends to take less space in memory.</td> </tr> </tbody> </table>	RISC	CISC	It is a Reduced Instruction Set Computer.	It is a Complex Instruction Set Computer.	It focuses on Software.	It focuses on Hardware.	It uses only a Hardwired control unit.	It uses both hardwired and microprogrammed control units.	Transistors are used for more registers.	Transistors are used for storing complex instructions.	Code size is large.	Code size is small.	The uses of the pipeline are simple in RISC.	Uses of the pipeline are difficult in CISC.	An instruction is executed in a single clock cycle.	Instruction may take more than one clock cycle.	An instruction can fit in one word.	Instructions are larger than the size of one word.	The execution time of RISC is very short.	The execution time of CISC is longer.	The program written for RISC architecture needs to take more space in memory.	The Program written for CISC architecture tends to take less space in memory.																		
RISC	CISC																																								
It is a Reduced Instruction Set Computer.	It is a Complex Instruction Set Computer.																																								
It focuses on Software.	It focuses on Hardware.																																								
It uses only a Hardwired control unit.	It uses both hardwired and microprogrammed control units.																																								
Transistors are used for more registers.	Transistors are used for storing complex instructions.																																								
Code size is large.	Code size is small.																																								
The uses of the pipeline are simple in RISC.	Uses of the pipeline are difficult in CISC.																																								
An instruction is executed in a single clock cycle.	Instruction may take more than one clock cycle.																																								
An instruction can fit in one word.	Instructions are larger than the size of one word.																																								
The execution time of RISC is very short.	The execution time of CISC is longer.																																								
The program written for RISC architecture needs to take more space in memory.	The Program written for CISC architecture tends to take less space in memory.																																								
2.	<table border="1"> <thead> <tr> <th colspan="3">Scheme of Evaluation</th> </tr> <tr> <th>Sl. No.</th> <th>Topic</th> <th>Marks</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Program</td> <td>4</td> </tr> <tr> <td>2</td> <td>Description</td> <td>3</td> </tr> <tr> <td>3</td> <td>Memory Layout</td> <td>3</td> </tr> </tbody> </table> <p>Write an assembly code to execute the following operation and interpret to Von Neumann architecture</p> $Z = ((A+B) + (C-D)) * E$ <p>Note: Program can be stored at memory location 300 onwards and Data variables are available from loation address 500 onwards. Assembly Language : [5 marks]</p> <table border="1"> <tbody> <tr> <td>1</td> <td>LOAD M(500)</td> <td>Acc ← M[500]</td> </tr> <tr> <td>2</td> <td>ADD M(501)</td> <td>Acc ← Acc+M[501]</td> </tr> <tr> <td>3</td> <td>STORE M(505)</td> <td>M[505] ← Acc</td> </tr> <tr> <td>4</td> <td>LOAD M(502)</td> <td>Acc ← M[502]</td> </tr> <tr> <td>5</td> <td>SUB M(503)</td> <td>Acc ← Acc-M[503]</td> </tr> <tr> <td>6</td> <td>STORE M(506)</td> <td>M[506] ← Acc</td> </tr> <tr> <td>7</td> <td>LOAD M(505)</td> <td>Acc ← M[506]</td> </tr> </tbody> </table>	Scheme of Evaluation			Sl. No.	Topic	Marks	1	Program	4	2	Description	3	3	Memory Layout	3	1	LOAD M(500)	Acc ← M[500]	2	ADD M(501)	Acc ← Acc+M[501]	3	STORE M(505)	M[505] ← Acc	4	LOAD M(502)	Acc ← M[502]	5	SUB M(503)	Acc ← Acc-M[503]	6	STORE M(506)	M[506] ← Acc	7	LOAD M(505)	Acc ← M[506]	10	C01	1	
Scheme of Evaluation																																									
Sl. No.	Topic	Marks																																							
1	Program	4																																							
2	Description	3																																							
3	Memory Layout	3																																							
1	LOAD M(500)	Acc ← M[500]																																							
2	ADD M(501)	Acc ← Acc+M[501]																																							
3	STORE M(505)	M[505] ← Acc																																							
4	LOAD M(502)	Acc ← M[502]																																							
5	SUB M(503)	Acc ← Acc-M[503]																																							
6	STORE M(506)	M[506] ← Acc																																							
7	LOAD M(505)	Acc ← M[506]																																							



VIT

Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

NAME OF THE SCHOOL
CONTINUOUS ASSESSMENT TEST - I
WINTER SEMESTER 2024-2025

SLOT: C1 + TC1

8	ADD M(506)	Acc ← Acc + M[507]			
9	STORE M(505)	M[508] ← Acc			
10	LOAD MQ, M(505)	MQ ← M[508]			
11	MUL M(504)	Acc, MQ ← M[504] x MQ			
12	STORE M(505)	M[509] ← Acc			
13	LOAD MQ	Acc ← MQ			
14	STORE M(506)	M[510] ← Acc			

Memory Layout


Instructions	300	1	2
	301	3	4
	302	5	6
	303	7	8
	304	9	10
	305	11	12
	306	13	14
	
	
	
Data	500	A	
	501	B	
	502	C	
	503	D	
	504	E	
	505	Z	
	506	Z+1	

Register Transfer Notation [5 marks]

3.	<table border="1"> <tr> <th colspan="3">Scheme of Evaluation</th> </tr> <tr> <th>Sl. No.</th> <th>Topic</th> <th>Marks</th> </tr> <tr> <td>1</td> <td>Algorithm/Flowchart</td> <td>4</td> </tr> <tr> <td>2</td> <td>Table of steps</td> <td>6</td> </tr> </table>	Scheme of Evaluation			Sl. No.	Topic	Marks	1	Algorithm/Flowchart	4	2	Table of steps	6	10	C01	3
Scheme of Evaluation																
Sl. No.	Topic	Marks														
1	Algorithm/Flowchart	4														
2	Table of steps	6														



NAME OF THE SCHOOL
CONTINUOUS ASSESSMENT TEST - I
WINTER SEMESTER 2024-2025

	<p>Calculate 13×-14 using Booth's multiplication algorithm with explanation of the stepwise operation</p> 															
4.	<table border="1" data-bbox="276 1323 887 1473"> <thead> <tr> <th colspan="3">Scheme of Evaluation</th> </tr> <tr> <th>Sl. No.</th> <th>Topic</th> <th>Marks</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Table of steps</td> <td>6</td> </tr> <tr> <td>2</td> <td>Each standard 2 marks</td> <td>4</td> </tr> </tbody> </table> <p>a) Perform non-restoring division with a dividend of 21 and a divisor of 4.</p>	Scheme of Evaluation			Sl. No.	Topic	Marks	1	Table of steps	6	2	Each standard 2 marks	4	6	C01	3
Scheme of Evaluation																
Sl. No.	Topic	Marks														
1	Table of steps	6														
2	Each standard 2 marks	4														



NAME OF THE SCHOOL
CONTINUOUS ASSESSMENT TEST - I
WINTER SEMESTER 2024-2025

<p>Discuss in detail the classification of instructions based on operations performed and number of operand references with suitable example.</p> <p>a. Based on operation[5 marks]</p> <ul style="list-style-type: none"> • Data Movement Memory : LOAD, STORE, MOV I\O Instructions: IN, OUT • Data Processing Arithmetic : Add, Sub, MUL Logic Instructions: AND, OR • Control Instructions Conditional : JNZ, JZ Un Conditional: Jump <p>b. Based on operand references[5 marks]</p> <ul style="list-style-type: none"> • 4 Address Instruction <table border="1" style="margin-left: 40px;"> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> </tr> <tr> <td style="text-align: center;">Op Code</td> <td style="text-align: center;">ResAddr</td> <td style="text-align: center;">Op1Addr</td> <td style="text-align: center;">Op2Addr</td> <td style="text-align: center;">NextiAddr</td> </tr> </table> <p>Example: add M1,M2,M3, nexti</p> • 3 Address Instruction <table border="1" style="margin-left: 40px;"> <tr> <td style="text-align: center;">8</td> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> </tr> <tr> <td style="text-align: center;">Op Code</td> <td style="text-align: center;">ResAddr</td> <td style="text-align: center;">Op1Addr</td> <td style="text-align: center;">Op2Addr</td> </tr> </table> <p>Example: add M1,M2,M3</p> • 2 Address Instruction <table border="1" style="margin-left: 40px;"> <tr> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> </tr> <tr> <td style="text-align: center;">Op Code</td> <td style="text-align: center;">Op1Addr</td> <td style="text-align: center;">Op2Addr</td> </tr> </table> <p>Example: add M2,M3</p> • 1 Address Instruction <table border="1" style="margin-left: 40px;"> <tr> <td style="text-align: center;">24</td> <td style="text-align: center;">24</td> </tr> <tr> <td style="text-align: center;">Op Code</td> <td style="text-align: center;">Op1Addr</td> </tr> </table> <p>Example: add M2</p> • 0 Address Instruction PUSH, POP 	8	24	24	24	24	Op Code	ResAddr	Op1Addr	Op2Addr	NextiAddr	8	24	24	24	Op Code	ResAddr	Op1Addr	Op2Addr	24	24	24	Op Code	Op1Addr	Op2Addr	24	24	Op Code	Op1Addr				
8	24	24	24	24																												
Op Code	ResAddr	Op1Addr	Op2Addr	NextiAddr																												
8	24	24	24																													
Op Code	ResAddr	Op1Addr	Op2Addr																													
24	24	24																														
Op Code	Op1Addr	Op2Addr																														
24	24																															
Op Code	Op1Addr																															
