



**School of Computer Science and Engineering**

**Winter Semester 2024-25**  
**Continuous Assessment Test – I**

**SLOT: C2+TC2**

**Programme Name & Branch: B.Tech CSE**

**Course Name & Code: Computer Architecture and Organization- BCSE205L**


**Class Number (s): Common to all**

**Exam Duration: 90 Min.**

**Maximum Marks: 50**

**General instruction(s):**

Answer all five questions

Q. No.	Question	Max Marks									
1.	<p>a) Draw the logic diagram of a register file with three access ports and explain the operation of <math>R2 \leftarrow R1 + R2</math> using register files.</p> <p><b>Key:</b></p> <p>Scheme of Evaluation</p> <table border="1" data-bbox="284 1236 735 1348"> <thead> <tr> <th>S.No</th> <th>Sub Topic</th> <th>Marks</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Logic Diagram</td> <td>3</td> </tr> <tr> <td>2</td> <td>Explanation</td> <td>2</td> </tr> </tbody> </table> <p><b>Logic Diagram:</b></p>  <p><b>Ex: <math>R2 \leftarrow R1 + R2</math></b>  <b>Read Address A = 01</b>  <b>Read Address B = 10</b>  <b>Write Address C = 10</b></p> <p>• Explanation must be given</p>	S.No	Sub Topic	Marks	1	Logic Diagram	3	2	Explanation	2	5
S.No	Sub Topic	Marks									
1	Logic Diagram	3									
2	Explanation	2									

b) Compare and contrast RISC and CISC architectures. Also, Perform  $C = A+B$  using RISC and CISC instructions.

5

Scheme of Evaluation

S.No	Sub Topic	Marks
1	Comparison	3
2	Code and explanation	2


**Key:**

### Characteristics of RISC

1. It has simpler instructions and thus simple instruction decoding.
2. More general-purpose registers.
3. The instruction takes one clock cycle in order to get executed.
4. The instruction comes under the size of a single word.
5. Few data types.
6. Simpler addressing modes
7. Pipeline can be easily achieved.

### Characteristics of CISC

1. Instructions are complex, and thus it has complex instruction decoding.
2. Lesser general-purpose registers since the operations get performed only in the memory.
3. The instructions may take more than one clock cycle in order to get executed.
4. The instruction is larger than one-word size.
5. More data types.
6. Complex addressing modes.
7. CISC is not pipelined or less pipeline



$C = A + B$

#### CISC operation:

A complex instruction set computer (CISC) is a computer architecture in which single instructions can execute several low-level operations (such as a load from memory, an arithmetic operation, and a memory store). So the CPU has to do more work in a single instruction.

ADD A,B

1. Fetches data from A, fetches data from B, add both and store it in A.

#### RISC Operation:

A RISC processor executes one action per instruction in one clock cycle.

LOAD A

ADD B

STORE M(X)

	<ul style="list-style-type: none"> <li>• The Load instruction stores the data from a memory location A into accumulator.</li> <li>• Add operation performs addition on the content of B with accumulator and stores the result in accumulator.</li> <li>• Finally, store will transfer the accumulator content to the memory location A.</li> </ul>													
2.	<p>Explain the various registers of IAS machine and write the significance of each register. Also demonstrate an assembly code and Register Transfer operation using IAS instructions for the following expression:  <math display="block">S = ((U+V)-W)/X</math> Assume the inputs are available in the memory locations 201 onwards. Store the result in 206 onwards.</p> <p>Scheme of Evaluation</p> <table border="1" data-bbox="284 658 903 797"> <thead> <tr> <th>S.No</th> <th>Sub Topic</th> <th>Marks</th> </tr> </thead> <tbody> <tr> <td>1</td> <td>Significance of IAS registers</td> <td>3</td> </tr> <tr> <td>2</td> <td>Assembly code</td> <td>3</td> </tr> <tr> <td>3</td> <td>Register Transfer operation</td> <td>4</td> </tr> </tbody> </table> <p><b>Solution:</b></p> <ul style="list-style-type: none"> <li>• <b>Set of registers (storage in CPU)</b> <ul style="list-style-type: none"> <li>– <b>Memory Buffer Register (MBR)</b> <ul style="list-style-type: none"> <li>• Contains a word to be stored in memory or it is used to receive a word from memory or from the I/O unit.</li> </ul> </li> <li>– <b>Memory Address Register (MAR)</b> <ul style="list-style-type: none"> <li>• Specifies the address in memory of the word to be written from or read into the MBR.</li> </ul> </li> <li>– <b>Instruction Register (IR)</b> <ul style="list-style-type: none"> <li>• Contains the 8 bit opcode instruction being executed.</li> </ul> </li> <li>– <b>Instruction Buffer Register (IBR)</b> <ul style="list-style-type: none"> <li>• Employed to hold temporarily the right hand instruction from a word in memory</li> </ul> </li> <li>– <b>Program Counter (PC)</b> <ul style="list-style-type: none"> <li>• Contains the address of the next instruction pair to be fetched from memory</li> </ul> </li> <li>– <b>Accumulator (AC) &amp; Multiplier Quotient (MQ)</b> <ul style="list-style-type: none"> <li>• Employed to hold temporarily the right hand instruction from a word in memory. For eg. The result of multiplying two 40 bit numbers is an 80 bit number, the most significant 40 bits are stored in the AC and the least significant in the MQ.</li> </ul> </li> </ul> </li> </ul> <p>Assembly code:</p>	S.No	Sub Topic	Marks	1	Significance of IAS registers	3	2	Assembly code	3	3	Register Transfer operation	4	10
S.No	Sub Topic	Marks												
1	Significance of IAS registers	3												
2	Assembly code	3												
3	Register Transfer operation	4												

$S = ((u+v)-w)/x$

Solution:  
Memory locations:  
 $u = M(201)$   
 $v = M(202)$   
 $w = M(203)$   
 $x = M(204)$   
 $S = M(206)$


Assembly Code:  
LOAD M(201)  
ADD M(202)  
SUB M(203)  
DIV M(x) 204  
STOR M(210) any memory address after 206  
LOAD M(210) any memory address after 206  
STOR M(206) any memory address after 206

Register Transfer operation  
 $AC \leftarrow M(201)$   
 $AC \leftarrow AC + M(202)$   
 $AC \leftarrow AC - M(203)$   
 $AC \leftarrow AC / M(204)$   
 $M(210) \leftarrow AC$   
 $AC \leftarrow M(210)$   
 $M(206) \leftarrow AC$

3. a) Illustrate the flowchart of Booth's multiplication algorithm. 4

Scheme of Evaluation

S.No	Sub Topic	Marks
1	Flowchart	4



b) Discuss the Bit Pair recoding table and perform  $-20 \times 6$  using modified Booth's algorithm.

Scheme of Evaluation

S.No	Sub Topic	Marks
1	Recoding Table	2
2	Multiplication	4

6

Bit Pair recoding table:

<b>i+1</b>	<b>i</b>	<b>i-1</b>	<b>Bit Pair Recode</b>
0	0	0	+0
0	0	1	+1
0	1	0	+1
0	1	1	+2
1	0	0	-2
1	0	1	-1
1	1	0	-1
1	1	1	-0

Modified Booth:

2022 APRIL 106-259 Week 15

2.6)  $-20 \times 6$  Multiplicand =  $-20 = 101100$   
 Multiplier =  $6 = 000110$

i) Bit pair recode of multiplier:

$$\begin{array}{ccccccc} 0 & 0 & 0 & 1 & 1 & 0 & 0 \\ \hline & & \underbrace{\quad} & \underbrace{\quad} & \underbrace{\quad} & & \\ & & +0 & +2 & -2 & & \end{array}$$

ii) Multiplication:

$-2 = 010011$

$010100 \times 10$

$0101000$

$+2 = 1011000$

$$\begin{array}{cccccccc} 0000000101000 \\ 1111011000xx \\ 0000000000xx \\ \hline 111110001000 \end{array}$$

To verify:

2's comp:  $000001110111$

$$\begin{array}{cccc} 1111000 \\ 2^6 \ 2^5 \ 2^4 \ 2^3 \end{array}$$

Ans =  $64 + 32 + 16 + 8 = -120$


4.

a) Express -101.75 in IEEE 754 32-bit floating point number.

5

Scheme of Evaluation

S.No	Sub Topic	Marks
1	Floating point representation	5



5

b) Perform 19/12 using Restoring division algorithm and describe its operations.

Scheme of Evaluation

S.No	Sub Topic	Marks
1	Restoring Division	3
2	Operation description	2

18 Monday  
 APRIL  
 Restoring Divisions

19/12 : Dividend  $Q = 19 = 010011$   
 Divisor  $M = 12 = 001100$   
 $-M = 110100$   
 Count  $c = 6$

Steps	A	Q	Operation
	000000	010011	Initial.
1	000000	10011□	SLA, Q
	+ 110100		$A \leftarrow A - M$
	110100	100110	$Q_0 \leftarrow 0$
	+ 001100		$A \leftarrow A + M$
	000000	100110	$c = 6 - 1 = 5$
2	000001	00110□	SLA, Q
	110100		$A \leftarrow A - M$
	110101	001100	$Q_0 \leftarrow 0$
	+ 001100		$A \leftarrow A + M$
	000001	001100	$c = 4$
3	000010	01100□	SL
	110100		$A \leftarrow A - M$
	110110	011000	$Q_0 \leftarrow 0$
	+ 001100		$A \leftarrow A + M$
	000010	011000	$c = 3$

APRIL

110-255 Week 16

steps	A	Q	Operation
4.	000100 110100 111000 001100	110000□ 1100000	SL A ← A - M. Q <sub>0</sub> ← 0 A ← A + M
x	000100	1100000	C = 2
5.	001001 110100 111101 001100	100000□ 1000000	SL A ← A - M. Q <sub>0</sub> ← 0 A ← A + M.
x	001001	1000000	C = 1
6.	010011 110100 000111	000000□ 0000001	SL A ← A - M. Q <sub>0</sub> ← 1 C = 0.
Ans: 19/12 Quotient = 1, Remainder = 7			
∴ Quotient Q = 000001			
Remainder A = 000111			

5. Map the following categories of instructions to the instructions given below in the prescribed format and justify your answer.

10

S.No	Categories of Instruction	Instruction	Justification
1	Data Movement		
2	Data Processing		
3	Branch		

Instruction Number	Instruction
1	LOAD
2	ADD
3	JUMP

4	SUB
5	LSH
6	RSH
7	MUL
8	STOR
9	MOVE
10	DIV

**Scheme of Evaluation**

S.No	Sub Topic	Marks
1	Each mapping of instruction carries 0.5 marks (10 X 0.5 =5)	5
2	Justification	5

S.No	Categories of Instruction	Instruction
1	Data Movement	LOAD, STOR, MOVE
2	Data Processing	ADD, SUB, LSH, RSH, MUL, DIV
3	Branch	JUMP

**Justification:**

i) Data Movement Instructions

LOAD, STOR, MOVE

- LOAD is used to load data from memory to accumulator.
- STORE is used to store the accumulator result in memory.
- MOVE is used to move contents of a register to memory and vice versa or from one register to another

ii) Data Processing Instructions:

ADD, SUB, LSH, RSH, MUL, DIV

- The ADD and SUB instructions are used for performing simple addition/subtraction
- The LSH instruction is used to perform Multiply accumulator by 2.
- RSH instruction is used to perform Divide accumulator by 2.
- The MUL and DIV instructions are used for performing simple Multiplication/Division

iii) Branch Instructions

Jump

- Causes the CPU to jump out of one section of the program into another