



VIT

Vellore Institute of Technology
(Established as the Vellore Institute of Technology in 1984)

Slot :C2

School of Computer Science Engineering and Information Systems

Winter Semester 2024-2025

Continuous Assessment Test – II

Programme Name & Branch:

M.Tech (Software Engineering)

Course Name & code:

ISWE201L Digital Logic and Microprocessor

Class Number (s):

VL2024250503339, VL2024250503345, VL2024250503343


VL2024250503341

Faculty Name (s):

Prof. SUGANYA P, Prof.SENTHILKUMAR, Prof. SUMATHI D,
Prof.USHAPREETHI P

Exam Duration: 90 Min.

Maximum Marks: 50

Q.No.	Question	Max Marks	CO	BL																																																										
1.	Design a sequential circuit for the following state table using T Flip Flop. Identify the model and draw the state diagram also. <table><thead><tr><th colspan="2">Present State</th><th rowspan="2">Input</th><th colspan="2">Next State</th><th rowspan="2">Output</th></tr><tr><th>A</th><th>B</th><th>A</th><th>B</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></tbody></table>	Present State		Input	Next State		Output	A	B	A	B	0	0	0	1	0	0	0	0	1	1	1	0	0	1	0	1	1	0	0	1	1	0	0	0	1	0	0	0	0	0	1	0	1	0	1	0	1	1	0	0	1	1	1	1	1	1	0	1	10	CO4	BL6
Present State		Input	Next State		Output																																																									
A	B		A	B																																																										
0	0	0	1	0	0																																																									
0	0	1	1	1	0																																																									
0	1	0	1	1	0																																																									
0	1	1	0	0	0																																																									
1	0	0	0	0	0																																																									
1	0	1	0	1	0																																																									
1	1	0	0	1	1																																																									
1	1	1	1	0	1																																																									
2.	a. Convert the following gray value to binary, and find the excess-3 value for the identified binary value. (3 marks) 110011011101 b. Analyze the given circuit and find its state table and state diagram. (7 marks) 	10	CO3	BL4																																																										

3.	a. Draw the state diagram for the following excitation table (5 marks). <table><tr><th>Q(t)</th><th>Q(t+1)</th><th>X</th><th>Y</th></tr><tr><td>00</td><td>00</td><td>0</td><td>0</td></tr><tr><td>00</td><td>01</td><td>0</td><td>1</td></tr><tr><td>00</td><td>10</td><td>1</td><td>0</td></tr><tr><td>00</td><td>11</td><td>1</td><td>1</td></tr><tr><td>01</td><td>00</td><td>1</td><td>1</td></tr><tr><td>01</td><td>01</td><td>1</td><td>0</td></tr><tr><td>01</td><td>10</td><td>0</td><td>1</td></tr><tr><td>01</td><td>11</td><td>0</td><td>0</td></tr><tr><td>10</td><td>00</td><td>0</td><td>0</td></tr><tr><td>10</td><td>01</td><td>0</td><td>1</td></tr><tr><td>10</td><td>10</td><td>1</td><td>1</td></tr><tr><td>10</td><td>11</td><td>1</td><td>0</td></tr><tr><td>11</td><td>00</td><td>1</td><td>1</td></tr><tr><td>11</td><td>01</td><td>0</td><td>0</td></tr></table> b. Derive the output of the flip flop and draw the waveform diagram by considering Q(0) is 1 during clock=0. (5 marks) <table><tr><th>clock</th><th>J</th><th>K</th><th>Q(t+1)</th></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>2</td><td>0</td><td>1</td><td>1</td></tr><tr><td>3</td><td>0</td><td>1</td><td>0</td></tr><tr><td>4</td><td>0</td><td>1</td><td>1</td></tr><tr><td>5</td><td>0</td><td>1</td><td>0</td></tr><tr><td>6</td><td>0</td><td>1</td><td>1</td></tr><tr><td>7</td><td>1</td><td>0</td><td>0</td></tr><tr><td>8</td><td>1</td><td>0</td><td>1</td></tr><tr><td>9</td><td>0</td><td>1</td><td>0</td></tr><tr><td>10</td><td>0</td><td>1</td><td>1</td></tr></table>	Q(t)	Q(t+1)	X	Y	00	00	0	0	00	01	0	1	00	10	1	0	00	11	1	1	01	00	1	1	01	01	1	0	01	10	0	1	01	11	0	0	10	00	0	0	10	01	0	1	10	10	1	1	10	11	1	0	11	00	1	1	11	01	0	0	clock	J	K	Q(t+1)	1	1	0	1	2	0	1	1	3	0	1	0	4	0	1	1	5	0	1	0	6	0	1	1	7	1	0	0	8	1	0	1	9	0	1	0	10	0	1	1	10	CO3	BL3
Q(t)	Q(t+1)	X	Y																																																																																																									
00	00	0	0																																																																																																									
00	01	0	1																																																																																																									
00	10	1	0																																																																																																									
00	11	1	1																																																																																																									
01	00	1	1																																																																																																									
01	01	1	0																																																																																																									
01	10	0	1																																																																																																									
01	11	0	0																																																																																																									
10	00	0	0																																																																																																									
10	01	0	1																																																																																																									
10	10	1	1																																																																																																									
10	11	1	0																																																																																																									
11	00	1	1																																																																																																									
11	01	0	0																																																																																																									
clock	J	K	Q(t+1)																																																																																																									
1	1	0	1																																																																																																									
2	0	1	1																																																																																																									
3	0	1	0																																																																																																									
4	0	1	1																																																																																																									
5	0	1	0																																																																																																									
6	0	1	1																																																																																																									
7	1	0	0																																																																																																									
8	1	0	1																																																																																																									
9	0	1	0																																																																																																									
10	0	1	1																																																																																																									
4.	Design an asynchronous counter which counts the following sequence 7, 5, 3, 2, 1, 7, using D flip flops.	10	CO3	BL6																																																																																																								
5.	Tabulate all the states for the given shift register with initial state 11001 until it reaches the same initial state again and draw the timing diagram for 6 clock cycles.	10	CO4	BL3																																																																																																								