




School of Electronics Engineering
FALL Semester 2024-25
Continuous Assessment Test - I

Programme : B.Tech (CSE)
 Course Code : BECE102L

Course Name : Digital System Design
 Slot : E2+TE2

Max 50 Marks

Q.No	Question	M ax M ar ks	CO	BL
1	<p>Simplify the Boolean function $F(a, b, c, d) = \pi M(0, 2, 4, 6, 9, 11, 13, 15)$ using K-map method and draw the logical diagram using two input NOR gates only.</p> <p>Solution:</p>  <p>1) $F(a, b, c, d) = \pi M(0, 2, 4, 6, 9, 11, 13, 15)$</p> <p>$f' = ad' + a'd$</p> <p>$f = \bar{a}\bar{d} + ad = a \oplus d$</p>	10	CO1	BL3
2	<p>Reduce the following Boolean function "G" to minimum number of literals by Boolean laws/postulates/theorems and draw the logical circuit diagram with the help of basic gates.</p> <p>(a) $G(A, B, C, D) = \bar{A}B(\bar{D} + \bar{C}D) + B(A + \bar{A}CD)$</p> <p>(b) $G(X, Y, Z) = (X + Y + Z)(X + Y + \bar{Z})(\bar{X} + Y + \bar{Z})$</p> <p>(Note: Please do not use K-MAP method to solve this problem)</p>	10	CO1	BL3

Solution:

$$\begin{aligned}
 2(a) \quad G(A, B, C, D) &= \bar{A}B(\bar{C} + \bar{C}D) + B(A + \bar{A}cD) \\
 &= A'B\bar{D} + A'Bc'D + AB + A'BcD \\
 &= B(A'\bar{D} + A'c'D + A + A'cD) \\
 &= B(A'\bar{D} + A + A'D(c' + c)) \quad (c + c' = 1) \\
 &= B(A'\bar{D} + A + A'D) \\
 &= B(A'(D + D') + A) \quad (D + D' = 1) \\
 &= B(A' + A) = B \cdot 1 \\
 G(A, B, C, D) &= B \quad \underline{\text{Ans}}
 \end{aligned}$$

$$\begin{aligned}
 (b) \quad G(x, y, z) &= (x + y + z)(x + y + z') \\
 &\quad (x' + y + z') \\
 G(x, y, z) &= (x + y + z)(x + y + z')(x' + y + z') \\
 &\quad (x' + y + z') \\
 &= ((x + y) + z) \cdot ((x + y) + z') \cdot \\
 &\quad (x' + (y + z')) \cdot (x' + (y + z')) \\
 &= ((x + y) + z z') (x x' + (y + z')) \\
 G(x, y, z) &= (x + y)(y + z') \quad \underline{\text{Ans}} \quad \left(\begin{array}{l} z z' = 1 \\ x x' = 1 \end{array} \right)
 \end{aligned}$$

3

(a) Find out errors in the following Verilog program:

```

module 1_design (X, Y, Z);
Input (X, Y);
output z;
assign Z = X^Y;
endmodule

```

Solution:

Module name should not be start from a number (**module 1**)
Input should be input
output **z** Should be output Z


3
+
7

CO2


BL3

(b) Develop a Verilog code for the given function "F" using structural modelling.
 $F(A,B,C,D) = \sum m(1,11,13,14,15) + \sum d(3,5,6,9,10)$.

Solution:



$$F(A,B,C,D) = AC + \bar{C}D$$




```

module crt (A,B,C,D,F);
input A,B,C,D;
output F;
wire w1,w2,w3;
not x1(w1,C);
and x2(w2,w1,D);
and x3(w3,B,A);
or x4(F,w2,w3);
endmodule;


```

4 Identify the given Boolean function (F) represented in terms of multiplexer and implement the function (F) using 2 to 4 decoder logic.

10 CO3 BL3




Solution:



↓ Standard SOP

$$\begin{aligned}
 F &= \bar{x}y\bar{Z} + xZ(y + \bar{y}) + \bar{y}Z(x + \bar{x}) \\
 &= \bar{x}y\bar{Z} + xyZ + x\bar{y}Z + x\bar{y}Z + \bar{x}\bar{y}Z \\
 &= 010 \quad 111 \quad 101 \quad 101 \quad 001 \\
 &= m_2 \quad m_7 \quad m_5 \quad m_5 \quad m_1
 \end{aligned}$$

$$\Sigma m(1, 2, 5, 7)$$



5 Design a combinational circuit with least number of logic gates which takes input from 0 to 9 and provides output = input + 4. Write the Verilog code for designed combinational circuit in data flow modelling.

10 CO3 BL3

Solution :

Input				Output			
A	B	C	D	P	Q	R	S
0	0	0	0	0	1	0	0
0	0	0	1	0	1	0	1
0	0	1	0	0	1	1	0
0	0	1	1	0	1	1	1
0	1	0	0	1	0	0	0
0	1	0	1	1	0	0	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	1	1
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	D	D	D	D
1	0	1	1	D	D	D	D
1	1	0	0	D	D	D	D

1	1	0	1	D	D	D	D
1	1	1	0	D	D	D	D
1	1	1	1	D	D	D	D

$$P = \sum m(4, 5, 6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$Q = \sum m(0, 1, 2, 3, 8, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$$R = \sum m(2, 3, 6, 7) + \sum d(10, 11, 12, 13, 14, 15)$$

$$S = \sum m(1, 3, 5, 7, 9) + \sum d(10, 11, 12, 13, 14, 15)$$

$P =$

		00	01	11	10
CD	AB				
	00	0	1	3	2
	01	4	5	7	6
	11	X ₁₂	X ₁₃	X ₁₅	X ₁₄
	10	8	9	X ₁₁	X ₁₀

$$P = B + A$$


~~module~~ module Circuit (A, B, C, D, P, Q, R, S);

input A, B, C, D;

output P, Q, R, S;

assign P = A/B, Q = ~B, R = C, S = D;

endmodule



$$\rightarrow P = A + B$$

Similarly

$$\rightarrow Q = \overline{B}$$

$$R = C$$

$$S = D$$