



## SCHOOL OF ELECTRONICS ENGINEERING

Fall Semester 2024-2025

Continuous Assessment Test – I

Programme Name & Branch: B.Tech

Slot: D2+TD2

Course Name & code: Digital Systems Design (BECE102L)

Class Number (s): VL2024250103667, 3679, 3674, 4051, 4054


Faculty Name (s): (Nithish Kumar V, Dhanabal R, Tanmaya Kumar Das, Jayakrishnan P, Shilpi Ruchi Kerketta)



Exam Duration: 90 Min.

Maximum Marks: 50

General instruction(s):

ANSWER ALL QUESTIONS

Q.No.	Question	Max Marks	CO	BL
1.	<p>(a) Simplify the given Boolean function using theorems, postulates and De Morgan's theorems.</p> $F(A,B,C) = (A.B'.(A+C))' + A'.B.(A+B+C)'$ <p>(b) Express the simplified function of (a) in canonical form.</p>  <p> <math display="block">\begin{aligned} 1. (a) \\ F(A,B,C) &amp;= (A.B'.(A+C))' + A'.B.(A+B+C)' \\ &amp;= (\overline{A} + \overline{B} + \overline{A+C}) + \overline{A}B(\overline{A+B+C}) \\ &amp;= (\overline{A} + \overline{B} + \overline{A.C}) + \overline{A}B(\overline{A}.\overline{B}.\overline{C}) \\ &amp;= \overline{A} + \overline{B} + \overline{A.C} + \overline{A}B\overline{A}\overline{B}\overline{C} \\ &amp;= \overline{A} + \overline{B} + \overline{A.C} + 0 \quad [\because B\overline{B} = 0] \\ \therefore F(A,B,C) &amp;= \overline{A} + \overline{B} + \overline{A.C} \\ &amp;= \overline{A}(1 + \overline{C}) + \overline{B} \\ &amp;= \overline{A} + \overline{B} \quad [\because (1 + \overline{C}) = 1] \\ \therefore F(A,B,C) &amp;= \overline{A} + \overline{B} \end{aligned}</math> </p> <p> <math display="block">\begin{aligned} &amp;A'+B \\ &amp;A'(B+B')(C+C')+(A+A')B(C+C') \\ &amp;A'(BC+BC'+B'C+B'C')+B(AC+AC'+A'C+A'C') \\ &amp;(A'BC+A'BC'+A'B'C+A'B'C')+(ABC+ABC'+A'BC+A'BC') \\ &amp;f(A,B,C)=\sum m(0,1,2,3,6,7) \end{aligned}</math> </p>	10	CO1	BL3
2.	<p>Using K-maps simplify the Boolean function <math>F = \prod M(4,6,9,11,12,14) + d(8, 10)</math> and sketch the minimized expression with NOR gates only.</p>	10	CO1	BL3

	<div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;">  <p>PoS (0s)</p> <p>Select answer #1 / 1 -</p> <math display="block">S = (\bar{A}+B) \cdot (\bar{B}+D)</math> </div> <div style="text-align: center;">  <p>Nor Only Circuit</p> <math display="block">S = (\bar{A}+B) \cdot (\bar{B}+D)</math> </div> </div>			
3.	<p>(a) List the error in the following code and rewrite the error free code in gate level to act as a 2x1 multiplexer.</p> <pre> Module m21-str(Y, D0, D1, S); //line 1 inputs D0, D1, S           //line 2 Output Y, S;               //line 3 wires T1, T2, Sbar        //line 4 and A1(T1; D1; S);        //line 5 and A2(T2 D0 Sbar)        //line 6 not (Sbar S)               //line 7 OR (Y T1 T2)              //line 8 EndModule                  //line 9 </pre> <pre style="color: red;"> module m21_str(Y,S,D0,D1); //line 1 input D0, D1, S;          //line 2 output Y;                 //line 3 wire T1, T2, Sbar;        //line 4 and A1(T1,D1, S);         //line 5 and A2(T2,D0,Sbar);       //line 6 not (Sbar,S);             //line 7 or (Y,T1,T2);             //line 8 endmodule                  //line 9 </pre>	10	CO2	BL3
	<p>(b) Execute the following statements and display the output values.</p> <p>(i) &amp;X, where X=4'b1010. Ans. 0</p> <p>(ii) (A &amp;&amp; B), where A=4'b0010 and B=4'b0100. Ans. 1</p> <p>(iii) A?B:C where A = 3'b101, B=3'b110 and C=3'b01 Ans B=3'b110</p> <p>(iv) {X,2{Y}}, where X=4'b1011 and Y= 4'b1100.</p>			

	<p>Ans 8'b11001100</p> <p>(v) <math>(X == Y)</math>, where <math>X=4'b1010</math> and <math>Y=4'b10x0</math>.</p> <p>Ans 0000</p>																																							
4.	<p>Design a 3-bit combinational circuit whose output is '1' if the input variables have more 0's than 1's. The output is '0' otherwise. Write a Verilog gate-level model of the circuit along with its testbench code.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>A</th> <th>B</th> <th>C</th> <th>Y</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td></tr> </tbody> </table> <p><math>=\sum m(0,1,2,4)</math></p> <p><math>F=A'B'C'+A'B'C+A'BC'+AB'C'</math></p> <pre> module minterm_logic_gate_level ( input A, B, C, output F ); // Intermediate signals wire A_not, B_not, C_not; wire term1, term2, term3, term4; // Generate negations not (A_not, A); not (B_not, B); not (C_not, C); // Implement each product term and (term1, A_not, B_not, C_not); // A'B'C' and (term2, A_not, B_not, C); // A'B'C and (term3, A_not, B, C_not); // A'BC' and (term4, A, B_not, C_not); // AB'C' // Combine terms with OR gate or (F, term1, term2, term3, term4); endmodule </pre>	A	B	C	Y	0	0	0	1	0	0	1	1	0	1	0	1	0	1	1	0	1	0	0	1	1	0	1	0	1	1	0	0	1	1	1	0	10	CO3	BL3
A	B	C	Y																																					
0	0	0	1																																					
0	0	1	1																																					
0	1	0	1																																					
0	1	1	0																																					
1	0	0	1																																					
1	0	1	0																																					
1	1	0	0																																					
1	1	1	0																																					
5.	<p>(a) Design a 3-bit EVEN Parity Generator Circuit using 4x1 multiplexer</p>	10	CO3	BL3																																				

Q. 5/a) 3 bit even parity generator

i/p: A, B, C  
o/p: P


i/p			o/p
A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$P = \sum m(1, 2, 4, 7)$$

Even parity generator using 4x1 MUX

Let A, B: selection i/p's  
C: i/p

Input			o/p	
A	B	C	P	
0	0	0	0	$P=C$
0	0	1	1	
0	1	0	1	$P=\bar{C}$
0	1	1	0	
1	0	0	1	$P=\bar{C}$
1	0	1	0	
1	1	0	0	$P=C$
1	1	1	1	



(b) Implement a full subtractor circuit using 2 to 4 decoders

A	B	B <sub>in</sub>	D	B <sub>out</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Figure-5: Truth Table of Full subtractor

