



VIT

Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:
23BL50710

SCHOOL OF COMPUTER SCIENCE AND ENGINEERING
CONTINUOUS ASSESSMENT TEST - II
WINTER SEMESTER 2024-2025

SLOT: C1 + TC1

Programme Name & Branch : B. Tech Computer Science and Engineering
 Course Code and Course Name : BCSE205L and Computer Architecture and Organization
 Faculty Name(s) : Common to all
 Class Number(s) : VL2024250501363, VL2024250501365, VL2024250501379,
 VL2024250501382, VL2024250501386, VL2024250501389, VL2024250501393, VL2024250501395,
 VL2024250501403, VL2024250501417, VL2024250501419, VL2024250501421, VL2024250501423,
 VL2024250501425, VL2024250501427, VL2024250501431, VL2024250501435, VL2024250501441,
 VL2024250501445, VL2024250501449, VL2024250501454, VL2024250501476

Date of Examination : 18-03-2025
 Exam Duration : 90 minutes
 Maximum Marks: 50

General instruction(s):

- Answer All Questions
- CO1-Differentiate Von Neumann, Harvard, and CISC and RISC architectures. Analyze the performance of machine with different capabilities. Recognize different instruction formats and addressing modes. Validate efficient algorithm for fixed point and floating-point arithmetic operations.
- CO2- Explain the importance of hierarchical memory organization. Able to construct larger memories. Analyse and suggest efficient cache mapping technique and replacement algorithms for given design requirements. Demonstrate hamming code for error detection and correction.
- CO3-Understand the need for an interface. Compare and contrast memory mapping and IO mapping techniques. Describe and differentiate different modes of data transfer. Appraise the synchronous and asynchronous bus for performance and arbitration.

Q. No	Question	M	CO	BL												
1.	a) Computer A runs a program in 40 seconds with a 2 GHz clock. Computer B is designed to run the same program in 20 seconds but requires twice the clock cycles of Computer A. Analyse how the relationship between execution time, clock cycles, and clock rate influences the performance of Computer B compared to Computer A. Discuss the trade-offs involved in increasing clock rates versus the number of clock cycles required.	5	CO1	BL4												
	b) As part of enhancing the functionality of an architecture, it is necessary to incorporate a complex instruction into its instruction set. Considering the trade-offs involved, analyse whether a hardwired or microprogrammed control approach is more suitable for implementing this update. Provide a detailed justification for your recommendation, supported by an explanatory diagram.	5														
2.	Evaluate the given expression $A = (B + C) * (D - E)$ and compute the memory to encode, memory to store, memory traffic for 3, 2, 1, and 0 address machines. Assume the following: Addresses are 24 bits, Data values are 24 bits, Opcodes are 8 bits, and Word length is 8 bits. Note: Specify the answer in this format.	10	CO1	BL3												
	<table border="1"> <tr> <td>1</td> <td>Memory to store</td> <td>Memory to Encode</td> <td>Memory to Fetch</td> <td>Memory to Execute</td> <td>Memory Traffic</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table>	1	Memory to store	Memory to Encode	Memory to Fetch	Memory to Execute	Memory Traffic									
1	Memory to store	Memory to Encode	Memory to Fetch	Memory to Execute	Memory Traffic											
3.	a) Consider a machine with a byte addressable main memory of 2^{20} bytes and block size of 8 bytes. Assume that a direct mapped cache	4	CO2	BL4												



VIT

Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

SCHOOL OF COMPUTER SCIENCE AND ENGINEERING CONTINUOUS ASSESSMENT TEST - II WINTER SEMESTER 2024-2025

SLOT: C1 + TC1

	<p>consisting of 32 lines is used with this machine.</p> <p>i) How is a 20-bit memory address divided into tag, line number, and byte number?</p> <p>ii) Into what line would bytes with each of the following addresses be stored?</p> <p>1) 1101 0000 0001 1101 0001</p> <p>2) 1010 1010 1010 1010 0010</p>																					
	<p>b) Draw the circuit for ROM memory which can hold 2×2^{10} words with word size 64 using an integrated chip of 2^{10} words with word size of 32. Give the range of addresses for each of the ICs in the circuit.</p>	6																				
4.	<p>a) Using a diagram, demonstrate how direct mapping organizes and stores the given sequence of memory blocks in a cache. Assume that 4-line cache memory is used. (Use the same sequence in part b)</p> <p>b) Apply the block replacement algorithm (FIFO and Optimal) on the sequence of block references provided, considering a fully associative cache of size 128 B with block size 32 bytes.</p> <p>The sequence is as follows: 5, 7, 7, 4, 1, 5, 0, 7, 7, 0, 13, 6, 5, 1, 12, 5</p> <p>Summarize the detail</p> <table border="1"> <thead> <tr> <th>Algorithm</th> <th>FIFO</th> <th>Optimal</th> </tr> </thead> <tbody> <tr> <td>Number of hits</td> <td></td> <td></td> </tr> <tr> <td>Number of misses</td> <td></td> <td></td> </tr> <tr> <td>Total number of references</td> <td></td> <td></td> </tr> <tr> <td>Hit Ratio</td> <td></td> <td></td> </tr> <tr> <td>Miss Ratio</td> <td></td> <td></td> </tr> </tbody> </table>	Algorithm	FIFO	Optimal	Number of hits			Number of misses			Total number of references			Hit Ratio			Miss Ratio			3	CO2	BL3
Algorithm	FIFO	Optimal																				
Number of hits																						
Number of misses																						
Total number of references																						
Hit Ratio																						
Miss Ratio																						
		7																				
5.	<p>a) Analyse the communication challenges that might arise when a CPU interacts with an I/O device like a printer. Propose a solution involving an intermediary system to address these challenges and create a diagram to illustrate your proposed solution.</p> <p>b) Explain how organizing memory into four modules can improve the performance of a memory system with a 16-bit address space. Use sketches to demonstrate the concepts of lower-order and higher-order interleaving. Determine which memory module would store the word at address 0xA2C8 for both schemes and justify your reasoning.</p>	5	CO3	BL2																		
		5																				

①

- a) Execution Time calculation : 2 marks.
- clock rate : 2 marks.
- Trade off : 1 mark.

① $C_A = 40s \times 20 GHz = 80 \text{ billion clock cycle.}$

② $\text{clock rate} = \frac{160 \text{ billion}}{20s} = 8 GHz$

Trade-off

Increasing clock rate reduces execution time when clock cycles are fixed, but high power consumption, while optimizing clock cycle can simplify design but may require faster clocks for comparable performance.

- b) Identification: 1 mark.
- Diagram : 2 mark
- Explanation : 2 marks


Microprogrammed control unit (1).

Diagram and explanation needed.

② $A = (B+C) * (D-E) : \boxed{2.5 \times 4 = 10}$

			Store	Encode	F	D	Total
Add	T	B C	10	10	10	9	219
SUB	R	D E	10	10	10	9	19
MUL	A	T R	10	10	10	9	19

$\boxed{2.5} \overline{57} 57$



	<u>STORE</u>	<u>encode</u>	<u>Fetch</u>	<u>Exec</u>	<u>Transf.</u>
ADD B C	7	7	7	9	16
SUB D E	7	7	7	9	16
MUL B D.	7	7	7	9	16
STOR A B	7	7	7	9	16

16x
4x
14

16
2
64


[2.5]



	<u>S</u>	<u>encod</u>	<u>F</u>	<u>E</u>	<u>Trans</u>
LOAD B	4	4	4	3	7
ADD C.	4	4	4	3	7
STOR T	4	4	4	3	7
LOAD D	4	4	4	3	7
SUB E	4	4	4	3	7
MUL T	4	4	4	3	7
STOR n	4	4	4	3	7

7
42

[2.5]



	<u>S</u>	<u>E</u>	<u>F</u>	<u>E</u>	<u>Trans</u>
PUSH B	4	4	4	3	7
PUSH D	4	4	4	3	7
ADD	1	1	1	0	1
PUSH D	4	4	4	3	7
PUSH E	4	4	4	3	7
SUB	1	1	1	0	1
MUL	1	1	1	0	1
POP D	4	4	4	3	7

7
38

[2.5]

NB: Answer vary based on the code.


3. (a) 1. Identification of tag, line, offset : 2 marks.

2. What line address is stored

Main memory size = 20 bit

Block size = 8 bytes

Cache line = 32 Lines




ii) a) 26

b) 20.

(b) Table : 2 marks
address : 2 marks
Diagram : 2 marks

	Available	Required	P	Q	X	Y	Z	Tot
ROM	$2^{10} \times 32$	$2 \times 2^{10} \times 64$	$\frac{2^{11}}{2^{10}} = 2$	$\frac{2^6}{2^5} = 2$	10	1	0	11

Component	Add.	15-12	11-10	9-8	7-6	5-4	3	2-1	0
ROM 1.1	0000-03FF	0	00	xx	xxxx	xx	xx	xx	
ROM 1.2	0000-03FF	0	00	xx	xxxx	xx	xx	xx	
ROM 2.1	0400-07FF	0	01	xx	xxxx	xx	xx	xx	
ROM 2.2	0400-07FF	0	01	xx	xxxx	xx	xx	xx	



(diagram needs to)

(rough view of diagram)

Diagram : 3 marks.

4④

0	40, 12
1	8, 13, 5, 1
2	6
3	7, 11

⑤. Summarize the detail.

Identification of no: of lines in cache.

Cache line = 4

FIFO : 3

OPTIMAL : 3

Algorithm	FIFO	OPTIMAL
HITS	6	8
MISS	10	8
No: of ref	16	16
Hit rat	37.5%	50%
Miss ra.	62.5%	50%

⑤

① Interface diage : 2
Explan : 3

To interface diagram with detailed expl.

⑤ Diagramtic Rep: 2
Explan : 2
Mapping lower & High - 2

Lower order = 00 [0] module
Higher order = 10 [2]