

**VIT**Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.: 23BIT01

**School of Computer Science Engineering and Information Systems**  
**CONTINUOUS ASSESSMENT TEST - II**  
**WINTER SEMESTER 2024-2025**

SLOT: A1+TA1

**Programme Name & Branch** : BTECH IT  
**Course Code and Course Name** : Computer Architecture and Organization & BITE301L  
**Faculty Name(s)** : Dr. M. Angulakshmi, Dr. M. Vanitha, Dr. M. Deepa  
**Class Number(s)** : VL2024250502702, VL2024250502721, VL2024250502716  
**Date of Examination** : 16-Mar-2025  
**Exam Duration** : 90 minutes **Maximum Marks: 50**

**General instruction(s):**

- Answer All Questions
- M - Max mark; CO - Course Outcome; BL - Blooms Taxonomy Level ( 2- Understand, 3 - Apply)
- CO3- Analyse the arithmetic algorithms to perform ALU operations
- CO4- Design a memory system on understanding the chip organization and analyse its performance

| Q. No | Question                                                                                                                                                                                                                                                                                                                                                                                                 | M           | CO | BL |
|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|----|----|
| 1     | Demonstrate the step-by-step multiplication process using Booth multiplication algorithm when the following numbers are multiplied. A = + 36 (Multiplicand) B = -34 (Multiplier). Use 7-bit registers for storing the values.                                                                                                                                                                            | 10          | 3  | 3  |
| 2     | a. Divide the following unsigned numbers using the Restoring division algorithm. Assume Dividend as 47 and Divisor as 12.<br>b. Find the floating number for given single precision IEEE format<br><div> <div>0</div> <div>10000101</div> <div>010101001000000000000000</div> </div> <div> <div>Sign</div> <div>Exponent</div> <div>Mantissa</div> </div>                                                | 6<br>4      | 3  | 3  |
| 3     | A computer employs RAM chips of 512*8 and ROM chips of 512*8. The computer system needs 1024*8 bytes of RAM, 1024 x 16 of ROM, and two interface units with 1024 registers each.<br>a. Draw the memory address map for the system.<br>b. How many lines must be decoded for chip select?<br>c. Draw the memory chip connection diagram                                                                   | 3<br>4<br>5 | 4  | 3  |
| 4     | a. A digital computer has a memory unit of 128K and a cache memory of 1K words. The cache uses direct mapping with a block size of four words. How many bits are there in the Tag, Cache line and Block offset of the cache memory address format?<br>b. Consider a fully associative mapped cache of size 128 KB with block size 1024 bits. There are 17 bits in the tag. Find the Size of main memory. | 3<br>3      | 4  | 3  |



**School of Computer Science Engineering and Information Systems**  
**CONTINUOUS ASSESSMENT TEST - II**  
**WINTER SEMESTER 2024-2025**

SLOT: A1+TA1

|   |    |                                                                                                                                                                                                                                                                                                                                                        |             |   |   |
|---|----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|---|---|
|   | 4. | Consider a 4-way set associative mapped cache with block size 4 KB. The size of main memory is 16 GB and there are 10 bits in the tag. Find the Size of cache memory.                                                                                                                                                                                  | 4           |   |   |
| 5 |    | Consider the following page reference string:<br>9,8,5,4, 5, 6, 7, 5, 4, 8, 9, 5, 4, 6, 7, 9, 4,6, 3.<br>How many page faults would occur for the following replacement algorithms, assuming 3 frames? Remember all frames are initially non-empty, with values of 9, 8, and 2 in frames 1, 2, and 3, respectively.<br>a. LRU<br>b. FIFO<br>c. Optimal |             | 4 | 2 |
|   |    |                                                                                                                                                                                                                                                                                                                                                        | 3<br>3<br>4 |   |   |

\*\*\*\*\*