


VIT

Vellore Institute of Technology

Final Assessment Test – November

Course: BEEE206L - Digital Electronics

Class NBR(s): 1038 / 1041

Time: Three Hours

- KEEPING MOBILE PHONE/ANY ELECTRONIC GADGETS, EVEN IN 'OFF' POSITION IS TREATED AS CHEATING.
- DON'T WRITE ANYTHING ON THE QUESTION PAPER

COs	CO Statements
CO1	Develop digital logic circuits and apply to solve real world applications.
CO2	Design and analyze digital circuits using Verilog HDL.
CO3	Design and implement combinational circuits, sequential circuits and programmable logic devices.
CO4	Analyze and synthesize complex digital modules and circuits for various applications.
CO5	Able to identify and prevent various hazards and timing problems in a digital design.

BL – Blooms Taxonomy Level (1 – Remember, 2 – Understand, 3 – Apply, 4 – Analyse, 5 – Evaluate, 6 – Create)

Answer ALL Questions
(10 X 10 = 100 Marks)

- Plot the logical expression $ABCD + AB'C'D' + AB'C + AB$ on 4-variable K-map; obtain the simplified expression from the map. CO1 BL3
- Minimize the given Boolean function using K-map and implement the simplified function using NAND logic.
 $F(w, x, y, z) = \sum m(0, 1, 2, 11, 15) + \sum d(8, 9, 14)$ CO1 BL3
- Write the Verilog code for half subtractor using data flow, gate level and behavioural modelling. CO2 BL3
- Design a 4 bit Binary to Gray code converter, and write the Verilog code for the same using data flow and gate level modelling. CO3 BL3
- Implement the logic function using eight input data selector/Multiplexer.
 $F(D, C, B, A) = \sum m(1, 2, 5, 6, 7, 8, 10, 12, 13, 15)$ CO3 BL3
- Design an Octal to Binary Encoder and write the Verilog code for the same using structural modelling. CO3 BL3
- Design an synchronous counter that counts through all states from 1111 down to 0000. CO3 BL3
- Design a sequence detector using Mealy models that produces an output '1' whenever the non-overlapping sequence 1011 is detected. CO4 BL3

- 9.a) Write the Verilog code for SISO and SIPO shift register using behavioural modelling. CO4 BL3
- OR**
- 9.b) Write the Verilog code for D Flip Flop and JK Flip Flop using behavioural modelling. CO4 BL3
- 10.a) Design an asynchronous circuit that has two inputs X_1 and X_2 and one output Z . The circuit is required to give an output whenever the input sequence (0, 0) (0,1) and (1,1) received in the same order. CO5 BL3
- OR**
- 10.b) Obtain the PAL and PLA structure for the following Boolean functions: CO5 BL3
- $Y_3 = A'BC'D + A'BCD' + A'BCD + ABCD'$
 $Y_2 = A'BCD' + A'BCD + ABCD$
 $Y_1 = A'BC' + A'BC + AC + ABC'$
 $Y_0 = ABCD$