



VIT

Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

397
SLOT: F2+TF2

SCHOOL OF ELECTRONICS ENGINEERING CONTINUOUS ASSESSMENT TEST - I FALL SEMESTER 2025-2026

Programme Name & Branch
Course Code and Course Name
Faculty Name(s)

: BTech ECE/CSE
: BECE102L & Digital System Design
: NITHISH KUMAR V, SUMIT KUMAR JINDAL,
HEMALATHA K, ARUN DEV DHAR DWIVEDI, AVINASH
CHANDRA RAGUNATH G, ASHUTOSH MAHAJAN,
NAVEEN MISHRA, JAFFINO, HANIDUL HOQUE MOHIUL
ISLAM, LAVANYA N, RAJA SELLAPPAN, HEMANTA
KUMAR SAHU KALYANBRATA GHOSH, VIVEK RAJPOOT,
SAURABH NAGAR, SHILPI RUCHI KERKETTA SUKANTA
KUMAR TULO, ABHISHEK NARAYAN TRIPATHI, DILIP
KUMAR CHOUDHARY RAJKISHOR KUMAR, MANISH
KUMAR, HENRIDASS, BIJAYLAXMI DAS
: VL2025260102576, 3579, 3581, 3584, 3586, 3588, 3590, 3592,
3597, 3599, 3602, 3604, 3606, 3609, 3612, 3614, 3618, 3620,
3623, 3628, 3629, 3637, 3642, 3648, 3653
: 22.08.25

Class Number(s)

Date of Examination

Exam Duration

General instruction(s):

: 90 minutes (2.00 PM – 03.30 PM)

Maximum Marks: 50

- Answer All Questions
- M - Max mark; CO – Course Outcome; BL – Blooms Taxonomy Level
(1 – Remember, 2 – Understand, 3 – Apply, 4 – Analyse, 5 – Evaluate, 6 – Create)

Course Outcomes are:

- C01: Optimize the logic functions using and Boolean principles and K-map.
- C02: Model the Combinational and Sequential logic circuits using Verilog HDL.
- C03: Design the various combinational logic circuits and data path circuits.

S.No.	Question	CO	BL	Marks
1.	Use Boolean law/postulates to derive the minimized expression for the following a) $Y = AB + (AC)' + AB'C (AB+C)$ b) $Y = (A'B'C'D' + A'B'C'D + A'B'CD + A'BC'D + A'BCD + A'BCD' + AB'CD' + ABC'D + ABCD' + ABCD)$	1	BL3	5+5
2.	Apply the K-Map on the Boolean function $F(W,X,Y,Z) = \sum m(0,7,8,9,10,12) + d(2,5,13)$ to obtain the minimized SOP and POS and also draw the logic diagram for the minimized POS with NAND gates only.	1	BL3	10
3.	a) Identify the errors in the verilog program given:	2	BL2	5+5



	<p>Module 2bitmc(a,b,equal, greater, lower); output equal, greater, lower; input [1:0]a,b; net w0,w1,w2,w3,w4,w5; xnor(w0,a[0],b[0]); xnor(w1,a[0],b[1]); not(b1[0],b[0]); not(b1[1],b[1]); and(w5,a1[0],b[0],w0); or(w2,w3,greater); or(lower, w4,w5) and(equal,w0,w1); end module;</p> <p>b) Recognize the output of the each operation in the verilog code.</p> <ul style="list-style-type: none"> i. $Y1 = \{2\{3'b110, 2\{2'b1x\}\}\}$ ii. $Y2 = -11\%3$ iii. $Y3 = 8'b10011011 \ll 3$ iv. $Y4 = (4'b101z == 4'b110z)$ v. $Y5 = (3'b101 \&\& 4'b1010)$ 			
4.	<p>Develop a gate level modeling for the data flow code shown below.</p> <pre>module my_ckt (w, x, y, z, a, b, c, d); input w, x, y, z; output a,b,c,d; assign a = ((w & x) (w & y & z)); assign b = (((~x) & (~y)) ((~x) & (~z)) (x & y & z)); assign c = (((~y) & z) (y & (~z))); assign d = ~z; endmodule</pre>	2	BL3	10
5.	<p>Construct a combinational circuit to automate the packaging of balls in the industry. The items will be packed based on the following scenarios: a) if two or three balls are available in the box, then the package will be done i.e., output is HIGH. (b) If none or one ball is available in the box, then the package will not be done i.e., output is LOW.</p> <p>Note : Consider output as don't care if more than three ball are available in the box.</p>	3	BL3	10