



# VIT®

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

**SCHOOL OF ELECTRONICS ENGINEERING  
CONTINUOUS ASSESSMENT TEST - 1  
WINTER SEMESTER 2025-2026**

SLOT: C2+TC2

**Programme Name & Branch** : B.TECH CSE  
**Course Code and Course Name** : BECE204L- MICROPROCESSORS & MICRCONTROLLERS  
**Faculty Name(s)** : DR. VETRIVEERAN RAJAMANI (COURSE COORDINATOR)  
**Class Number(s)** : VL2025260501054/1016/1021/1019/1023/1056/  
1025/1058/103/1041/1029/1060/1044/1031/1047/1062/1065/1034/1069/1071/107  
3/1067/1075/1077/1051  
**Date of Examination** : 29.1.2026  
**Exam Duration** : 90 minutes **Maximum Marks: 50**

**ANSWER KEY**

Q. No	Question	M	CO	BL
1.	<p>a) Explain the usage of branching instructions in 8051 microcontroller and describe the role of the stack in their implementation.</p> <p>Ans: Branching instructions allow the program to change the flow of execution instead of running sequentially. In the 8051 microcontroller, branching is essential for decision-making, looping, and subroutine calls.</p> <p>Types of Branching Instructions</p> <ol style="list-style-type: none"> <li><b>Unconditional Branching</b> <ul style="list-style-type: none"> <li><b>SJMP (Short Jump)</b>: Jumps to a target address within ±128 bytes.</li> <li><b>LJMP (Long Jump)</b>: Jumps anywhere in the 64 KB program memory.</li> <li><b>AJMP (Absolute Jump)</b>: Jumps within the same 2 KB page.</li> </ul> </li> <li><b>Conditional Branching</b> <ul style="list-style-type: none"> <li><b>JZ (Jump if Accumulator = 0)</b></li> <li><b>JNZ (Jump if Accumulator ≠ 0)</b></li> <li><b>JC (Jump if Carry = 1)</b></li> <li><b>JNC (Jump if Carry = 0)</b></li> <li><b>DJNZ (Decrement and Jump if Not Zero)</b></li> </ul> </li> </ol> <p>These instructions allow decisions based on flags or register values.</p> <ol style="list-style-type: none"> <li><b>Subroutine Calls</b> <ul style="list-style-type: none"> <li><b>ACALL (Absolute Call)</b>: Calls a subroutine within the same 2 KB page.</li> <li><b>LCALL (Long Call)</b>: Calls a subroutine anywhere in program memory.</li> <li><b>RET / RETI</b>: Return from subroutine or interrupt.</li> </ul> </li> </ol> <p>The stack is a reserved area in RAM used for temporary storage. It plays a crucial role in subroutine calls and interrupt handling.</p> <p>How the Stack Works in Branching</p> <p>When a CALL instruction (ACALL/LCALL) is executed:</p> <ul style="list-style-type: none"> <li>The return address (the address of the next instruction after CALL) is pushed onto the stack.</li> <li>The Program Counter (PC) is loaded with the subroutine's starting address.</li> <li>When a RET instruction is executed: <ul style="list-style-type: none"> <li>The return address is popped from the stack.</li> <li>The PC resumes execution from that address</li> </ul> </li> </ul>	5	3	2



# VIT<sup>®</sup>

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

**SCHOOL OF ELECTRONICS ENGINEERING  
CONTINUOUS ASSESSMENT TEST - 1  
WINTER SEMESTER 2025-2026**

SLOT: C2+TC2

	<p>b) For the instructions given below, check if they are correct and rectify if they are incorrect. Justify your answers</p> <p>i. MOV PC,@A+PC: INCORRECT AS DATA CANNOT BE COPIED TO ROM &amp; MOVC SHOULD BE USED IN INDEXED ADDRESSING MODE CORRECT: MOVC A,@A+DPTR, MOVC A,@A+PC</p> <p>ii. PUSH R5: INCORRECT AS STACK WORKS ON DIRECT ADDRESSING MODE. CORRECT: PUSH 5</p> <p>iii. ADD A,@R5: INCORRECT AS REGISTER INDIRECT ADDRESSING MODE WORKS ONLY WITH R0,R1 CORRECT: ADD A,@R0 OR ADD A,@R1</p> <p>iv. MOV P1,R0: INCORRECT AS DATA TRANSFER TO PORTS HAS TO BE DONE THORUGH ACCUMULATOR AND NOT GPR CORRECT: MOV P1,A</p> <p>v. MUL A,B: INCORRECT SYNTAX FOR MULTIPLICATION CORRECT: MUL AB</p>	5	3	2
2.	<p>a) For the following program, write the output and status of PSW after execution of each line of the program</p> <p>Ans: SETB PSW.3 <b>PSW=08H</b> MOV A,#25H <b>A=25H PSW= 09H</b> MOV B,#52H <b>B=52H A=25H PSW= 09H</b> MUL AB <b>B=0BH A=DAH PSW=0DH</b> SETB PSW.4 <b>B=0BH A=DAH PSW=1DH</b> RRC <b>B=0BH A=6DH PSW=1DH</b> SWAP A <b>B=0BH A=D6H PSW=1D H</b> END <b>B=0BH A= D6H PSW=1D H</b></p>	5	3	3
	<p>b) Write an 8051 Assembly Language Program (ALP) to realize <math>Y = \overline{(AB + C)}</math></p> <p>Ans:</p>	5	3	3




# VIT<sup>®</sup>

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

## SCHOOL OF ELECTRONICS ENGINEERING CONTINUOUS ASSESSMENT TEST - 1 WINTER SEMESTER 2025-2026

SLOT: C2+TC2

	 <p><b>NOTE: THE ABOVE PROGRAM IS FOR INPUTS A=1,B=1 AND C =1 TO GIVE OUTPUT Y=0. ANY COMBINATION OF A &amp; B CAN BE REALIZED BY THE STUDENTS I.E. THEY CAN USE SETB OR CLR AND ANY BITS OF ACCUMULATOR IN THE ANSWER.</b></p>			
3.	<p>Calculate the amount of delay caused by HERE loop, AGAIN loop, and the total delay for the below given subroutine if the system has an 8051 with frequency of 12 MHz.</p> <pre> DELAY: MOV R2, # 11110111B (1) AGAIN: MOV R3, #0B9H (1) HERE: NOP (1) NOP (1) NOP (1) DJNZ R3, HERE (2) DJNZ R2, AGAIN (2) RET (2) </pre> <p>Note: The No. of Machine Cycles for every instruction is given in brackets ( ).</p>	10	3	3




# VIT<sup>®</sup>

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

## SCHOOL OF ELECTRONICS ENGINEERING CONTINUOUS ASSESSMENT TEST - 1 WINTER SEMESTER 2025-2026

SLOT: C2+TC2

	<p><b>Ans:</b></p>  <p> <math>X_{TAL} = 12 \text{ MHz}</math>  <math>1 \text{ Machine Cycle Freq} = \frac{12 \text{ MHz}}{12} = 1 \text{ MHz}</math>  <math>1 \text{ M.C. Period} = \frac{1}{1 \text{ MHz}} = 1 \mu\text{s}</math>  <math>R2 = 247</math>  <math>R3 = 185</math>  <math>\text{No of M.C. in HERE LOOP} = (3+2) \times 185 = 925</math>  <math>\text{Delay} = 925 \times 1 \mu\text{s} = 925 \mu\text{s}</math>  <math>\text{No of M.C. in AGAIN Loop} = (1+3+925) \times 247 = 229216</math>  <math>\text{Delay} = 229216 \times 1 \mu\text{s} = 229216 \mu\text{s}</math>  <math>\text{No. of MC in Total} = 1 + 27 + 229216 = 229219</math>  <math>\text{Total Delay} = 229219 \mu\text{s} = 229 \text{ ms}</math> </p>			
4.	<p>Write an 8051 Assembly Language Program (ALP) to monitor Pin 2 of Port 0 and create a waveform of 40% duty cycle on Pin 0 of Port 2 if Pin 2 of Port 0 is low.</p> <p><b>Ans:</b></p>	10	4	3



# VIT<sup>®</sup>

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

**SCHOOL OF ELECTRONICS ENGINEERING  
CONTINUOUS ASSESSMENT TEST - 1  
WINTER SEMESTER 2025-2026**

SLOT: C2+TC2

	<pre> 1  ORG 00H 2  SETB P0.2           // Make P0.2 input (switch) 3  AGAIN:  JB P0.2, HERE //If switch = 1, skip pulse generation 4  SETB P2.0 5  ACALL DELAY 6  ACALL DELAY 7  ACALL DELAY 8  ACALL DELAY 9  CLR P2.0 10 ACALL DELAY 11 ACALL DELAY 12 ACALL DELAY 13 ACALL DELAY 14 ACALL DELAY 15 ACALL DELAY 16 17 HERE:  SJMP AGAIN 18 DELAY: MOV R3,#20H 19 LOOP:  DJNZ R3,LOOP 20 RET 21 22 END 23 </pre>			
	<pre> ARTUP.obj (?C_STARTUP) MADE TO UNRESOLVED EXTERNAL  ARTUP.obj (?C_STARTUP)  ata=0 code=532 0 Error(s), 3 Warning(s). </pre>			
<b>ALTERNATIVE SOLUTION:</b>				



# VIT<sup>®</sup>

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

## SCHOOL OF ELECTRONICS ENGINEERING CONTINUOUS ASSESSMENT TEST - 1 WINTER SEMESTER 2025-2026

SLOT: C2+TC2

	<pre> 1 ORG 00H 2   SETB P0.2           // Make P0.2 input (switch) 3   AGAIN:  JB  P0.2, HERE //If switch = 1, skip pulse generation 4       SETB P2.0 5       ACALL DELAY 6       ACALL DELAY 7       CLR  P2.0 8       ACALL DELAY 9       ACALL DELAY 10      ACALL DELAY 11 12 13 HERE:  SJMP AGAIN 14 DELAY: MOV R3,#20H 15 LOOP:  DJNZ R3,LOOP 16 RET 17 18 END 19 </pre> <hr/> <pre> ARTUP.obj (?C_STARTUP) MADE TO UNRESOLVED EXTERNAL  ARTUP.obj (?C_STARTUP)  ata=0 code=532 0 Error(s), 3 Warning(s). </pre> <p><b>NOTE: STUDENTS NEED NOT WRITE THE DELAY LOOP. STUDENTS MAY USE P0.1 ALSO AS MENTIONED PIN 2 OF PORT 1 INSTEAD OF P0.2. SO THAT CAN ALSO BE CONSIDERED FOR MARKING</b></p>			
5.	<p>Write an 8051 Assembly Language Program (ALP) to monitor the status of P2.3 and perform the following</p> <ol style="list-style-type: none"> <li>i. If P2.3 is high, toggle the bits of P0 continuously with a delay</li> <li>ii. If P2.3 is low, add the numbers 92H,23H,66H,87H, F5H stored in ROM locations 200H onwards and send the result to P1, P0 (send Carry to P0).</li> </ol> <p>NOTE: You can exclude the delay sub-routine in the program in 5 i.</p> <p>Ans:</p>	10	4	4



# VIT<sup>®</sup>

Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

REG.NO.:

## SCHOOL OF ELECTRONICS ENGINEERING CONTINUOUS ASSESSMENT TEST - 1 WINTER SEMESTER 2025-2026

SLOT: C2+TC2

	<pre> 1  SETB P2.3 //P2.3 MADE AS I/P PORT 2  AGAIN: JB P2.3,TRANS //MONITORING FOR HIGH CONDITION 3  MOV DPTR, #200H 4  MOV R0, #05H 5  MOV R2, #00H 6  MOV R3, #00H 7  LOOP: CLR A 8  MOVC A, @A+DPTR 9  ADD A, R2 10 JNC NEXT 11 INC R3 12 NEXT: INC DPTR 13 MOV R2, A 14 DJNZ R0, LOOP 15 MOV P1, A 16 MOV A, R3 17 MOV P0, A 18 TRANS: MOV P0, #55H 19 ACALL DELAY 20 MOV P0, #0AAH 21 ACALL DELAY 22 SJMP AGAIN 23 DELAY: MOV R3, #20H 24 LOOP1: DJNZ R3, LOOP1 25 RET 26 ORG 200H 27     DB 92H, 23H, 66H, 87H, 0F5H 28     END </pre>	
<p><b>Build Output</b></p> <pre> MODULE:  .\Objects\STARTUP.obj (?C_STARTUP) *** WARNING L2: REFERENCE MADE TO UNRESOLVED EXTERNAL SYMBOL:  ?C_START MODULE:  .\Objects\STARTUP.obj (?C_STARTUP) ADDRESS: 080AH Program Size: data=9.0 xdata=0 code=532 ".\Objects\test111111q" - 0 Error(s), 3 Warning(s). Build Time Elapsed: 00:00:00 </pre> <p><b>OUTPUT: P0=02H; P1=97H</b></p>		

\*\*\*\*\*